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Abstract
State-of-the-art solutions to photovoltaic power management track the max-
imum power of a solar installation at the cost of processing 100% of this gen-
erated power. Differential power processing (DPP) has demonstrated maxi-
mum power point tracking (MPPT) of a photovoltaic system by processing
a small fraction of the generated solar power – specifically, the element-to-
element DPP architecture. An MPPT algorithm is developed for the element-
to-virtual bus DPP architecture in this thesis. Furthermore, it is shown that
this topology processes substantially less power than the element-to-element
DPP architecture for larger, utility scale photovoltaic systems. This charac-
teristic enables employment of inexpensive and low power rated electronics,
which are highly desirable traits for the PV grid parity movement.
The design of the DPP hardware prototype is provided. Simulated and
experimental results for static and dynamic MPPT are demonstrated for
several insolation cases. This document will conclude with suggestions for
future work and improvement of this architecture and DPP in general.
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Chapter 1
Introduction
Cost and efficiency improvements to photovoltaic (PV) power generation
have made the technology gradually more competitive against conventional
sources of energy. However, PV still lags behind some mainstream energy
sources and has yet to reach grid parity. Therefore, it is imperative that
research efforts not only seek to maximize energy out of a PV installation,
but also attempt to decrease the cost of such solutions. These goals have
brought about the development of differential power processing (DPP) in
PV power management [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11].
The nominal output voltage of a single PV module is typically too low
to efficiently drive the grid-connected inverter of a PV installation, so mod-
ules are generally series-connected to produce a sufficiently high DC input
voltage for the inverter. While micro-inverters can generate grid-level ac
power from a single PV module, their lower conversion efficiency and higher
cost make them less desirable for the utility-scale installations considered
here. Moreover, deviations in insolation, manufacturing tolerances, tem-
perature differences, and aging-related parametric drift result in maximum
power point current and voltage mismatch among modules for a series con-
nection that requires all modules to operate at the same current. Therefore,
the energy generating capability of the entire string is limited by the module
that produces the smallest photocurrent.
Distributed power electronic solutions have been explored in the past to
address this issue [1, 12, 13, 14, 15, 16, 17]. However, the total energy capture
of these architectures is limited by the efficiency of the power converters
employed as the entire generated power must be processed. To minimize
power conversion loss, one must utilize efficient and properly rated power
converters – a costly endeavor. The concept of DPP has been shown to
address these problems [1, 2, 3, 4, 5, 10, 11, 6, 7, 8, 9]. By processing only the
power mismatch between modules, the insertion loss can be greatly reduced,
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thereby increasing overall system efficiency. Additionally, since less power is
processed, converter rating requirements, and consequentially, cost and size,
can be reduced compared to state-of-the-art designs. The role of the DPP
converter is to inject current into or absorb current from the string in order
to compensate for MPP current mismatch. Generally, a small amount of
current is injected or absorbed, because mismatch is usually a small fraction
of the generated module power. Given equally efficient converters, processing
a smaller amount of power leads to a substantial improvement in system
efficiency compared to topologies that process a much larger amount of power
[1, 12, 13, 14, 15, 16, 17]. The DPP implementation serves the dual purpose
of compensating mismatch power and performing MPPT as shown for the
pv-to-pv architecture [6, 7, 8, 9]. This thesis experimentally demonstrates
MPPT of the pv-to-virtual bus topology [2], which yields an overall reduction
of power loss compared to the pv-to-pv counterpart [9].
2
Chapter 2
PV Power Management
Numerous system level circuit topologies, ranging from complex architectures
to simple and well-known configurations, have demonstrated power manage-
ment of photovoltaic systems. This analysis will focus on mainstream power
management architectures and their relation to each other in the context of
cost, efficiency, and efficacy. These architectures are categorized into three
classes:
1. passive power management
2. active full power management
3. active partial power management
The passive power management section will include discussion of the con-
ventional industry solution, which connects a string of series connected PV
modules with bypass diode protection to a grid-connected power inverter.
The active full power management portion of this thesis will present two well-
known, state-of-the-art power electronic solutions to PV energy harvesting:
the dc-optimizer and the micro-inverter configurations. Finally, presentation
of the differential power processing architecture will compose the third class
in the above enumeration.
2.1 Passive Power Management
A PV panel, or module, is usually comprised of 3–4 series connected sub-
strings, or sub-modules. Each sub-module consists of approximately 20 PV
cells and is equipped with a parallel connected bypass diode, which is em-
ployed for protection of the PV sub-module and for bypassing weakly per-
forming sub-modules in or to achieve a larger system level power extraction.
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A schematic drawing of a PV module with 3 series-connected sub-modules,
each with its own bypass diode, is illustrated in Figure 2.1.
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Figure 2.1: Explicit schematic drawing of a PV module.
Increasing the granularity of maximum power point tracking (MPPT) (i.e.
tracking the maximum power point of a smaller number of series connected
PV cells) has been shown to yield higher extraction efficiencies compared
to lower granularity MPPT solutions. Additionally, the terminals of each
sub-module are readily accessible via the junction box on the backside of a
PV module. The combination of these two facts makes MPPT at the sub-
module level a desirable endeavor. Therefore, the analysis in this chapter
will be concerned with series connected PV sub-modules – also known as a
PV string.
2.1.1 Series vs. Parallel PV Connections
There are two ways of increasing the capacity of a solar installation:
1. increase the number of parallel connected PV strings
2. increase the number of series connected sub-modules in a PV string
This is illustrated in Figure 2.2 for m parallel connected PV strings each
consisting of n series connected PV sub-modules, where Vstring and Istring
represent the string voltage and string current of the entire PV connection,
respectively, and their product is the power generated by this connection:
Pstring = VstringIstring (2.1)
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Figure 2.2: Schematic drawing of a grid-connected PV installation.
By increasing the number of parallel strings, the amount of string cur-
rent injected into the grid-connect inverter increases, and, thus, generated
power increases. Likewise, increasing the amount of sub-modules in a string
will increase the amount of string voltage of the installation, which also in-
creases the power out of the installation, Pstring. The cost and efficiency of
the IGBT switches used in utility-scale power inverters are strong functions
of the current they handle due to current tailing and are relatively weak
functions of rated voltage. Therefore, it is advantageous and economical to
utilize the superior voltage blocking capability of the IGBT and scale up
Pstring by increasing Vstring, which is accomplished by minimizing parallel
string connections and increasing the number of sub-modules in a PV string.
Additionally, this enables the use of lower gauge wire between the PV string
and the input of the central inverter.
2.1.2 Sub-module-to-sub-module Mismatch
Figure 2.3 shows an n sub-module, grid-connected PV string. When one sub-
module is significantly shaded, its MPP current will differ from the MPP cur-
rent of the other, non-shaded sub-modules, according the maximum percent-
age of shading of one of its PV cells. If the MPP current of one sub-module is
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substantially lower than the MPP currents of the non-shaded sub-modules,
then it may be bypassed to extract more power out of the string. This is
shown for a 3 sub-module connection, whose power vs. current curves are
provided in Figure 2.4a and resulting string power vs. string current curve
is provided in Figure 2.4b.
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Figure 2.3: Schematic drawing of a single PV string.
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Figure 2.4: 50% shading of one of three series-connected sub-modules with
a) sub-module power vs. sub-module current curves and b) string power vs.
string current.
The only control handle of this system is the string current, which all series
connected sub-module, bypass diode pairs share. In Fig. 2.4a, sub-module
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1 is generating ∼50% less power than sub-module 2 and 3. When the string
current is regulated above the short circuit current of sub-module 1, which
is 2 A, the voltage of sub-module 1 becomes zero, and its bypass diode turns
on. This shorts the first sub-module, and as a result, the MPP power of
this sub-module is lost. Although, by increasing the string current to higher
values, a larger amount of power is extracted from the string. However, the
power extracted is 21.2% less than the true MPP of the system, which could
be obtained if all sub-modules are operated at their individual MPP. This is
a highly unlikely operation for the conventional power management topology
of Fig. 2.3, since there is no way to actively track each sub-module MPP.
However, respectable extraction is still achieved for utility-scale systems,
where photovoltaic arrays are installed in an open field and mismatch is
small. Experimental results for this type of system are provided in the next
subsection. Distributed MPPT architectures that are meant to address larger
mismatch scenarios are discussed in the next section.
2.1.3 Utility-Scale MPPT
The University of Illinois Research Park houses a 15 kW state-of-the-art,
solar testbed shown in Figure 2.5. The installation consists of five 3 kW PV
strings:
1. two dc-optimizer strings
2. one conventional string
3. two micro-inverter strings
This connection is illustrated in Figure 2.6. Each of the dc-optimizer and
conventional strings are connected to their own string-level, grid-connected
power inverter. The two micro-inverter “strings” are directly connected to
the power grid. The dc-optimizer converter, micro-inverter, and string-level
converters are listed in Table 2.1.
The work presented here is concerned with the characterization of the
Sunny Boy inverter of Table 2.1 used for MPPT of a conventional PV string
of 12 series-connected PV modules. Each module is a POWERTEC PLUS
245 W panel from MAGE SOLAR, whose specifications are listed in Table
2.2. The Sunny Boy is the industry standard for string-level inverters, so it
7
Figure 2.5: Isometric photograph of the 15 kW PV testbed.
Table 2.1: Testbed Converters
Dc-optimizer Tigo ES MM-2ES50
Micro-inverter SolarBridge Pantheon II
String-level Inverter Sunny Boy 3000HF-US
will serve as the benchmark for conventional power management topologies.
The specifications for the Sunny Boy are outlined in Table 2.3.
Table 2.2: MAGE SOLAR Module Specifications
MPP Power 245 W
MPP Voltage 30.91 V
MPP Current 7.93 A
Open Circuit Voltage 37.46 V
Short Circuit Current 8.57 A
Cell Technology Polycrystalline
2.1.4 Characterization: May 21st, 2014
Figure 2.7 shows the power generation of the 3 kW PV string over the course
of one day. There are three, boxed regions of interest in this plot that will
help characterize the Sunny Boy inverter, starting from the leftmost box:
1. Static MPPT information
8
Figure 2.6: Annotated photograph of the 15 kW PV testbed.
Table 2.3: Sunny Boy 3000HF-US Specifications
Max DC Power 3.3 kW
Max Voltage 600 V
Max Current 15 A
Min Voltage 220 V
Nominal Voltage 480 V
Peak Efficiency 96.6%
2. Insolation change
3. Inverter shutdown
Figure 2.8 illustrates the static MPPT characteristics of the Sunny Boy
inverter. The tight string voltage regulation between perturbations suggests
that the Sunny Boy performs a string voltage based MPPT algorithm. MPPT
parameters are inferred from Fig. 2.8 and are provided in Table 2.4.
Table 2.4: Sunny Boy 3000HF-US MPPT Parameters
Perturbation step size 4 V
Perturbation step time 2 s
Tracking Efficiency 99.33%
Insolation changes that halve and double the power generated by the PV
string are observed to occur within the span of approximately 10 s (see Fig-
ure 2.9). The string voltage remains constant during these fast and large
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Figure 2.7: Hourly power generation for the 3 kW PV string (05/21/2014).
variations in string power, which indicates that PV sub-modules are not by-
passed. This data suggests that the MPPT of the Sunny Boy can maintain
MPP operation for transients on the order of several seconds.
Figure 2.10 demonstrates the shutdown procedure of the Sunny Boy 3000HF-
US. Around the 5 min mark, the power production drops to 50 W, and MPPT
ceases, as indicated by the constant string voltage at this time. Power pro-
duction continues to decrease to 30 W. At this point in time, the Sunny Boy
3000HF-US goes into a low power mode to keep the string voltage above
the rated minimum voltage outlined in Table 2.3. As the power production
decreases past 30 W the Sunny Boy approaches shutdown, while pulsing back
and forth between this low power mode and its mode prior to the low power
mode every minute.
2.1.5 Characterization: May 25th, 2014
Manually induced shading was performed for the following experiments. Fig-
ure 2.11 gives the power production over the duration of one day. The two
boxed regions in this plot indicate the time of two separate experiments:
1. Sub-module shading
2. Module shading
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Figure 2.8: Static MPPT characteristics of the Sunny Boy 3000HF-US.
Sub-module shading was accomplished by increasing the shading of one
PV cell within a sub-module over time. This is illustrated in Figure 2.12.
At 0.5 min, a 20% of the area of a PV cell within a sub-module is shaded.
The power production of the string drops by 70 W and remains at this new
value for the rest of the shading percentages of Fig. 2.12, until the shading
of the PV cell returns to 0%. Prior to shading this PV cell, the power out of
the string is 2.5 kW. There are 36 photovoltaic sub-modules in the string/
Consequentially, each sub-module is generating a 1
36
of this amount of power,
which amounts to 70 W. It is evident that when the photovoltaic cell was
shaded by 20% at the 0.5 min mark, its corresponding sub-module was by-
passed, which explains the lack of impact of larger shading percentages. The
string current is approximately unchanged during this shading experiment,
while the string voltage adjusts to account for the bypassed sub-module,
which takes approximately 0.5 min.
The same behavior is exhibited for module shading shown in Figure 2.13.
At 0.5 min, 20% of the area of a PV cell within each of the 3 sub-modules of
a module is shaded. The power production of the string decreases by approx-
imately 50 W. Prior to shading, the power generation is about 680 W. This
results in 57 W per PV module, which is approximately the same amount of
power decrease observed after 20% module shading. The string voltage slews
to a value that is a module MPP voltage worth lower than the initial string
11
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Figure 2.9: Dynamic MPPT characteristics of the Sunny Boy 3000HF-US.
voltage. These measurements indicate that the shaded module is bypassed
at the first point of shading and for larger percentages of shading.
2.1.6 Conventional Power Management: Conclusion
The static and dynamic characteristics observed for the Sunny Boy 3000HF-
US reveal the high performance of the grid-connected power inverter. The
Sunny Boy has a tracking efficiency of more than 99% and can manage in-
solation transients on the order of tens of seconds. Attempts were made to
trap the inverter within a local maxima, but the large step size and the fact
that string level MPP voltage does not change significantly with insolation
made the tracking of the Sunny Boy very robust. Even if it could be trapped,
it is not clear how long this local tracking would last. If future attempts are
to be made to trap the Sunny Boy within a local maxima, then the shad-
ing scenarios should be realistic – this includes the duration of a particular
shade.
12
0100
200
300
400
V
st
rin
g
(V
)
Power management of conventional string
0
0.1
0.2
0.3
0.4
I s
tri
ng
(A
)
0 5 10 15 20 25 30 35 40 45
0
50
100
P
st
rin
g
(W
)
Time (min)
4:20PM
~1min
Figure 2.10: Shutdown and low power modes of the Sunny Boy 3000HF-US.
2.2 Active Full Power Management
Solutions to the MPP problem outlined in Section 2.1.2 have been explored in
[1, 12, 13, 14, 15, 16, 17]. They employ distributed power electronics within a
PV string to actively track the MPP of each module. The mainstream power
electronic configurations include the dc-optimizer and the micro-inverter ar-
chitectures of Figure 2.14. Note the PV module connection – rather than the
PV sub-module connection. This is due to the fact that PV sub-modules are
internally connected within the junction box of a PV module. While sub-
module power management has been demonstrated using the dc-optimizer
topology [17], this level of power extraction usually requires altering this
junction box connection, which may be difficult if the connection uses cop-
per bars.
Each of these topologies breaks the series module connection of the conven-
tional architecture and inserts a power converter in parallel with each photo-
voltaic module for the purpose of MPPT. In the dc-optimizer configuration,
the outputs of all power converters are connected in series and deliver the
aggregate MPP power of the system to the input of a grid-connected power
inverter. The micro-inverter configuration requires one less converter than
the dc-optimizer architecture, since the output of each module-connected
13
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Figure 2.11: Hourly power generation for the 3 kW PV string (05/25/2014).
inverter is directly connected to the grid. However, the high-voltage, high-
power string level inverter of the conventional and dc-optimizer topologies
is more efficient than the low-voltage, module-level inverters of the micro-
inverter configuration, which may lead to higher energy yield of the system.
Nevertheless, both systems are similar in that the converters they implement
perform direct, module-level MPPT, and the converters must process all of
the power of their respective photovoltaic modules. This thesis will focus on
analysis of the dc-optimizer topology for this reason in addition to perform-
ing a more apples-to-apples type of comparison, when the differential power
processing analysis begins.
2.2.1 Dc-optimizer: Power Processed and Efficiency
Figure 3.5c illustrates the power processed by the dc-optimizer topology for a
3 sub-module connection with the insolation of each sub-module given by Fig.
2.4a. Sub-module MPPT will be discussed for the rest of the thesis. This
will facilitate comparison with differential power processing. This schematic
drawing shows that each converter in the dc-optimizer must process all of
the MPP power of its corresponding sub-module in order to operate its sub-
module at the MPP. A general relation for processed power of an n sub-
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Figure 2.12: Sub-module shading of the 3 kW PV string.
module sized string is given:
Pdc−opt =
n∑
j=1
Pj,mpp (2.2)
where Pdc−opt is the total power processed by the dc-optimizer topology, and
Pj,mpp is the MPP power of the j
th sub-module. As a result, the efficiency of
the dc-optimizer system is totally limited by the efficiency of the converters
employed. For instance, the MPP of the system of Fig. 3.5c is 91.9 W, which
means that the total processed power, Pdc−opt, is also 91.9 W. If all converters
have 100% conversion efficiency, then the power injected into the input of the
grid-connected inverter, Pstring, is 91.9 W. This is illustrated by the following
equation:
Pstring = ηPdc−opt (2.3)
where η is the nominal conversion efficiency of all power converters. When
the conversion efficiency is 90%, a more realistic value, then the total power
out of the string is 90% of the total power processed and, thus, the total
generated MPP power. This is a result of (2.3) and is illustrated by the
modified sub-module power vs. sub-module current curves in Figure 2.16.
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Figure 2.13: Module shading of the 3 kW PV string.
The resulting power out of the string is 82.7 W, 90% of the 91.9 W MPP
power. Additionally, power converters employed in the dc-optimizer config-
uration need to be rated for the rated MPP of a sub-module, which can be
on the order of 100 W.
2.2.2 Dc-optimizer: Conclusion
The power converters of the dc-optimizer topology must process the full MPP
power of each photovoltaic sub-module in order to properly operate at the
MPP of the system. Furthermore, the extraction efficiency of the system is
bottlenecked by the conversion efficiency of the converters employed (2.3).
This results in the need for highly efficient power converters with considerable
power ratings, increasing the cost of power management from the passive,
bypass diode only solution outlined in the previous section. For utility-scale,
photovoltaic installations, the mismatch between panels is usually not as
severe as the mismatch illustrated by Fig. 2.4. Consequently, the obtainable
MPP power of the conventional power management topology is close to the
actual MPP for light mismatch scenarios, which is indicated by the results
in Section 2.1.3, and performance may exceed that of the dc-optimizer or
16
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Figure 2.14: Active power management architectures.
micro-inverter topologies.
The next chapter introduces the differential power processing (DPP) ar-
chitecture, which is a variant of the “active partial power management” class
mentioned at the beginning of this chapter. It will be shown that DPP can
track the true MPP of the system for light mismatch cases with very high
efficiency. No architecture discussed this far has the ability to accomplish
this feat.
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Figure 2.15: Illustration of dc-optimizer power flow for the insolation
distribution given by Fig. 2.4a.
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Figure 2.16: Effect of conversion efficiency on system-level power extraction
of the dc-optimizer topology for 90% efficient power converters.
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Chapter 3
Differential Power Processing
Differential power processing (DPP) is a power management architecture for
series connected voltage domains. Its purpose is to inject or absorb the dif-
ference in current between adjacent, series-connected elements in a string of
series-connected elements to operate each element at a desired state. Em-
ployment of DPP leverages the fact that this mismatch is usually a small
portion of the total power of one of the series elements. Consequently, the
power that a DPP converter must process is substantially small. In the
case of photovoltaic power management, DPP injects or absorbs the requi-
site amount of current at certain locations in a photovoltaic string needed
to operate all PV sub-modules at their MPP, where the locations of injec-
tions/absorptions is dictated by the DPP architecture employed. There are
several mainstream DPP configurations that have been analyzed. They in-
clude the element-to-element [9, 7], element-to-bus [2], and element-to-virtual
bus [18, 19] architectures. These topologies have demonstrated desired sys-
tem operation at the cost of only needing to process a very small portion of
the power generated/dissipated by the system. It is noted that the applica-
tion of DPP extends well beyond power management of photovoltaic systems
[20].
This chapter will explain and illustrate how DPP works. A comparison
between a few DPP architectures and the dc-optimizer topology will be per-
formed in the context of processed power, system efficiency, and hardware.
A more detailed analysis of the element-to-virtual bus topology will be given
here, since it is the subject of this thesis. Specifically, worst case loss of this
architecture is derived for a set of given system-level design parameters, in-
cluding nominal converter efficiency and allowed sub-module-to-sub-module
mismatch. This characterization will highlight the efficiency benefits of this
architecture and will help develop a framework control of the element-to-
virtual bus architecture.
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3.1 DPP Functionality
The “DPP Architecture” block in Figure 3.1 represents a general DPP con-
nection for an n sub-module series connection. This block injects/absorbs
current at all points in the PV string to operate each sub-module at their
MPP as shown by the distributed, controllable current sources. These con-
trollable current sources represent the converters that are employed within
a DPP architecture. The connection inside of the block is dependent on the
selected DPP architecture. We will focus on two architectures here:
1. PV-to-PV (see Figure 3.2a)
2. PV-to-Virtual Bus (see Figure 3.2b)
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Figure 3.1: Generalized DPP system.
The functionality of each DPP architecture is illustrated by the three sub-
module connection in Figure 3.3, where the insolation of each sub-module is
given by Figure 3.4. The p-i curves of Fig. 3.4 show that the MPP powers
of sub-modules 1–3 are 17.4 W, 36.9 W, and 37.6 W, respectively, with corre-
sponding MPP currents 1.8 A, 3.7 A, and 3.7 A. Assuming MPP operation,
each sub-module is generating the aforementioned MPP sub-module currents.
This operation is enforced by each DPP such that every DPP injects or ab-
sorbs the difference between adjacent MPP sub-module currents, according
to the KCL illustrated in Fig. 3.3. For the PV-to-PV, MPP KCL at the
sub-module 1 and sub-module 2 node in Fig. 3.3a, the highlighted DPP
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Figure 3.2: DPP architectures.
must inject the difference between the MPP currents of these sub-modules,
1.9 A. Likewise, the highlighted DPP in the PV-to-Virtual Bus architecture
in Fig. 3.3b must absorb the difference between the topmost sub-module and
the string current, 0.6 A. How we arrive at a string current of 3.1 A will be
discussed in the section that characterizes the steady-state, MPP operation
of the PV-to-Virtual Bus architecture.
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(b) PV-to-Virtual Bus.
Figure 3.3: MPP KCL of a three sub-module, DPP connection.
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3.2 Full Power Management vs. Partial Power
Management
The current processed by each DPP architecture is only a portion of neigh-
boring MPP, sub-module currents. Therefore, the power that is processed by
each DPP is proportionally smaller than an architecture that requires each
of its converters to conduct the full MPP power of a sub-module to achieve
MPP operation – the dc-optimizer topology, for example.
Comparison of the two DPP architectures and the dc-optimizer topology
for the MPP distribution of Fig. 3.4 is given in Figure 3.5. Efficiency will
be considered in the section where the PV-to-Virtual Bus architecture is
characterized. To facilitate discussion, efficiency is not considered in the
following comparison, since its purpose is to illustrate the benefits of DPP
over the dc-optimizer. The total processed powers of the PV-to-PV, PV-to-
Virtual Bus, and dc-optimizer architectures are 18.7 W, 25 W, and 91.9 W,
respectively. The DPP architectures process significantly less power than the
state-of-the-art solution.
This benefit becomes substantial for smaller mismatch. Figure 3.6 shows
the insolation case where sub-modules are perfectly matched. The processed
powers of each of the three topologies at this power production are illustrated
in Figure 3.7. For this zero mismatch case, the DPP architectures process
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Figure 3.5: Power processed for various power management topologies.
no power. However, the dc-optimizer still processes the full power, 112.8 W.
This example illustrates the appeal of DPP, especially when one considers
that mismatch is usually on the order of 10% – 20% [21].
3.3 PV-to-PV vs. PV-to-Virtual Bus
This section will build on the discussion of the last section with respect to
comparison between both DPP architectures. The comparison between the
two DPP architectures will be within the context of a 100 sub-module system
(i.e., a utility-scale system). Figure 3.8 illustrates both DPP architectures
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Figure 3.6: p-i curves of zero mismatch power production.
for a 100 sub-module connection with the 50th sub-module mismatched by
some variable percentage. The following analysis will compare the power
processed by each topology given a set mismatch of the 50th sub-module.
Figures 3.9 and 3.10 show the power processed by each DPP for 5% mis-
match, where full sub-module power production is 75 W. Conversion effi-
ciency will be considered in the characterization of the PV-to-Virtual Bus
section, so it will be neglected here in order to facilitate discussion.
The total powers processed by the PV-to-PV and PV-to-Virtual Bus archi-
tectures are 92.5 W and 7.5 W, respectively. The PV-to-Virtual Bus architec-
ture processes roughly an order of magnitude less power than the PV-to-PV
architecture. This is a result of the way power is delivered in either topology.
In the PV-to-PV topology, if an under-performing sub-module requires
compensation, neighboring over-performing sub-modules provide compen-
sative power to that particular sub-module. In turn, those sub-modules then
require compensative power. This process results in additional, compounded
power processed as illustrated in Fig. 3.8a.
The same shading scenario is not a problem for the PV-to-Virtual Bus
architecture. When an under-performing sub-module needs compensation,
the over-performing sub modules deliver their contributive power through
only two converters: their corresponding converter and the converter of the
under-performing sub-module. Furthermore, this net amount of compen-
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Figure 3.7: Power processed for various power management topologies
under zero mismatch condition.
sative power is distributed among the over-performing sub-modules, result-
ing in a very small amount of power processed for an individual converter.
Conversion loss is shown to be proportional to power processed in [2]. There-
fore, the PV-to-Virtual Bus architecture is more efficient than its PV-to-PV
counterpart, since it processes less power. A thorough derivation of insertion
loss will be discussed in a later section.
The total power processed by each architecture as a function of mismatch
is shown in Figure 3.11, where the 5% mismatch case has been highlighted in
each plot. The substantial difference between total power processed between
topologies persists throughout the range of mismatch in Fig. 3.11.
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Chapter 4
The PV-to-Virtual Bus DPP Architecture
In this chapter, an averaged model of the PV-to-Virtual Bus architecture
is constructed in the context of computing worst case insertion loss of the
system. This involves considering the impact of converter efficiency on power
processed by all DPP converters. Allowable mismatch is considered for the
same study, as well. In the next section, a dynamical model is constructed
for the PV-to-Virtual Bus architecture that employs flyback converters. This
will facilitate analysis of sub-module-to-sub-module coupling induced by con-
verter perturbations. From this analysis, a design is proposed in order to
attenuate this coupling in an effort to perform a distributed MPPT con-
trol scheme with zero communication between PV modules. This particular
MPPT algorithm will be discussed in the next chapter.
4.1 Insertion Loss
Figure 4.1 is a schematic representation of the PV-to-Virtual Bus DPP ar-
chitecture. This architecture uses isolated dc-dc converters, so discussion
of it will include mention of the primary and secondary sides of any DPP
converter. A set containing all elements of this system is defined here to
facilitate the mathematics to follow:
j ∈ PV := {1, 2, ..., N} , N := |PV | (4.1)
where N is the amount of PV sub-modules of Fig. 4.1 and j is the variable
that will be used to describe some element in the set of all elements, PV . The
following expressions will be used to develop an equation for string power:
vS =
∑
j∈PV
vj (4.2)
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iS = ij − i∆j,∀j ∈ PV (4.3)
where vS is the string voltage, vj is the j
th sub-module voltage, iS is the string
current, ij is the j
th sub-module current, and i∆j is the primary current of
the jth DPP converter of Fig. 4.1. From (4.2) and (4.3), power out of the
string in terms of generated power and converter primary power is derived:
pS = vSiS
=
∑
j∈PV
vj(ij − i∆j)
=
∑
j∈PV
vjij −
∑
j∈PV
vji∆j
=⇒ pS =
∑
j∈PV
pj −
∑
j∈PV
p∆j (4.4)
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where pj = vjij is the j
th sub-module power, and p∆j = vji∆j is the primary
side power of the jth converter. The power processed by any converter is
the input power of that converter and is not necessarily the primary side
power. The input power is determined by the difference between sub-module
current and string current (4.3), since this will yield the sign of the primary
current and, thus, the direction of power flow for the jth converter (keep
in mind that all sub-module voltages and the bus voltage, vB are positive
in this architecture). Thus, converter power flow may be bidirectional and
processed power may be from the primary (i.e. sub-module) to the secondary
(i.e. bus) side or vice versa.
When converter efficiency is considered, you must consider the direction
of power flow determined by (4.3). Power injected from the sub-module side
to the bus side can be expressed by:
pδk = vBiδk = ηkvki∆k = ηkp∆k (4.5)
where pδk and iδk are the bus side power and current of the k
th converter,
respectively, and ηk is the efficiency of the k
th converter. The variable k will
be assigned to elements that belong to the following set:
k ∈ INJ ⊆ PV,K := |INJ | (4.6)
The size of this set, INJ , has size K, and it is a subset of PV . This subset
has the following set condition:
ik > iS =⇒ i∆k > 0 (4.7)
If a sub-module current is greater than the string current, then that sub-
module-converter pair belongs to the subset, INJ . Additionally, the power
loss for the kth converter is given by:
plossk = p∆k − pδk = p∆k − ηkp∆k (4.8)
Similarly, the power absorbed from the bus side to the sub-module side of
the `th converter is:
p∆` = v`i∆` = η`vBiδ` = η`pδ` (4.9)
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where ` is a variable assigned to elements of the set:
` ∈ ABS ⊆ PV, L := |ABS| (4.10)
ABS is a subset of PV with magnitude L and following set condition:
i` < iS =⇒ i∆` < 0 (4.11)
If a sub-module current is less than the string current, then that sub-module-
converter pair belongs to the subset, ABS. The power loss for the `th con-
verter is:
ploss` = −(pδ` − p∆`) = −(p∆`
η`
− p∆`) (4.12)
The negative sign is included, because the input-output powers of the `th
converter are negative (4.11). Loss must be positive.
For completeness, the cases where:
im = iS =⇒ i∆m = 0 (4.13)
will be considered. The variable m is assigned as:
m ∈ OFF ⊆ PV,M := |OFF | (4.14)
whose set condition is given by (4.13). This subset corresponds to converters
in PV that are not conducting. Consequently, no power is lost by converters
in OFF .
These subsets are mutually exclusive and span PV :
ABS ∪ INJ ∪OFF = PV (4.15)
ABS ∩ INJ ∩OFF = ∅ (4.16)
K + L+M = N (4.17)
A relationship for power loss will be derived momentarily. It depends on
the expression for power injected into the bus capacitor, pB, which will be
in terms of sub-module side converter powers. It is obtained from a KCL at
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the bus side:
iB =
∑
i∈PV
iδi =
∑
k∈INJ
iδk +
∑
`∈ABS
iδ` +


*
0∑
m∈OFF
iδm (4.18)
where iB is the current into the bus capacitor. Multiplying both sides of
(4.18) by vB and using (4.5) and (4.9) yields the desired expression:
vBiB =
∑
k∈INJ
vBiδk +
∑
`∈ABS
vBiδ`
=⇒ pB =
∑
k∈INJ
pδk +
∑
`∈ABS
pδ`
=⇒ pB =
∑
k∈INJ
ηkp∆k +
∑
`∈ABS
p∆`
η`
(4.19)
As an aside, this expression describes the converter coupling in this DPP
topology, which is a substantial challenge for researchers attempting to im-
plement maximum power point tracking (MPPT) algorithms for DPP ar-
chitectures [9, 7]. This result will be used to analyze the coupling for this
architecture in a later section.
Power loss is given as the sum of all of the power loss from the converters
of sets INJ (4.8) and ABS (4.12):
ploss =
∑
k∈INJ
plossk +
∑
`∈ABS
ploss`
=
∑
k∈INJ
(p∆k − ηkp∆k)−
∑
`∈ABS
(
p∆`
η`
− p∆`)
= (
∑
k∈INJ
p∆k +
∑
`∈ABS
p∆`)− pB
=⇒ ploss + pB = (
∑
k∈INJ
p∆k +
∑
`∈ABS
p∆`)
=
∑
j∈PV
p∆j
(4.20)
The ABS summation of (4.20) is negative by (4.11). Therefore, this equa-
tion states that the difference between all power injected to the bus and all
absorbed power from the bus is equal to the sum of the power that is lost in
the converters and the power injected to or absorbed from the bus capacitor.
Before moving on to steady state analysis, an important approximation
will be made to yield a more intuitive closed form relationship for worst case
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insertion loss. If manufacturing tolerance across all converters is small and
the converters feature a light-load mode, then the efficiencies of all converters
will be approximately equal to designed nominal converter efficiency across
their entire specified load range.
η ∼= ηj,∀j ∈ PV (4.21)
This allows converter efficiency terms to be factored out of summations,
simplifying expressions.
In steady state, the average power injection/draw of a capacitor is zero.
〈pB〉 = PB = 0 (4.22)
where the upper case version of pB represents its average value. Using an
average analysis for equations (4.19) and (4.20) in combination with the
results of (4.21) and (4.22) and simplifying produces the following averaged
relationships: ∑
`∈INJ
P∆` = −η2
∑
k∈ABS
P∆k (4.23)
Ploss =
∑
j∈PV
P∆j = (1− η2)
∑
k∈INJ
P∆k (4.24)
Equation (4.23) is a result of each steady state injected power of INJ flowing
through two converters before being absorbed– hence, the efficiency squared
term. Relation (4.24) provides some interesting insight into this topology.
The entire set of converters can be treated as a super-converter with an
effective efficiency of η2, whose input is the sum of all inject power and
whose output is the sum of all absorbed power.
Using (4.3), an expression for the total injected power is provided in order
to proceed through the calculation:∑
k∈INJ
P∆k =
∑
k∈INJ
VkI∆k =
∑
k∈INJ
Vk(Ik − IS)
=⇒
∑
k∈INJ
P∆k =
∑
k∈INJ
VkIk − IS
∑
k∈INJ
Vk (4.25)
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The combination of (4.24) and (4.25) with an averaged version of (4.4) yields
an expression for the string current that can be used to simplify (4.25).
IS =
η2
∑
k∈INJ VkIk +
∑
`∈ABS V`I`
η2
∑
k∈INJ Vk +
∑
`∈ABS V`
(4.26)
This averaged expression is general and may be used for any sub-module
voltage and current values. However, it is more useful when used in maxi-
mum power point (MPP) analysis, because photovoltaic systems are usually
operated at or near their MPP. Also, this is how allowable mismatch is de-
fined:
mismatch ≡ ρ = 1− Pmpp,min
Pmpp,max
(4.27)
IS,mpp =
η2
∑
k∈INJ Vk,mppIk,mpp +
∑
`∈ABS V`,mppI`,mpp
η2
∑
k∈INJ Vk,mpp +
∑
`∈ABS V`,mpp
(4.28)
This gives the MPP string current in terms of MPP sub-module voltages
and currents. Allowable mismatch is a system design parameter. It gives a
measure for how much variance between the rated maximum power output
of a sub-module (Pmpp,max) and the allowed minimum power output of a
sub-module (Pmpp,min) should be. This should be determined from field data
and the type(s) of PV sub-modules used in the string. The more mismatch
you account for, the more power the DPP converters should be expected to
process, which will increase DPP power ratings.
One final approximation will be made to simplify the expression for string
current and yield a simple relation for (4.25). Mismatch is usually affected
by non-uniform insolation, which impacts MPP current values. MPP voltage
is primarily affected by temperature effects, manufacturing tolerance, and
ageing– all of which are small in practice. Therefore, we will approximate all
MPP voltages as equally the same:
Vmpp ∼= Vj,mpp, ∀j ∈ PV (4.29)
This factors out of (4.27) and (4.28), simplifying them. The denominator
terms in the simplified (4.28) are rearranged:
Vmpp,max ∼= Vmpp,min
=⇒ ρ ∼= 1− Impp,min
Impp,max
(4.30)
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IS,mpp =
η2
∑
k∈INJ Ik,mpp +
∑
`∈ABS I`,mpp
N − (1− η2)K (4.31)
where K is the number of injecting converters from (4.6). From the math
derived thus far, it is trivial to see that location of injecting and absorbing
sub-modules is irrelevant. Combining (4.24), (4.25), and (4.31) gives an
expression for insertion loss in terms of MPP current, converter efficiency,
the total number of sub-modules in the string, and the number of injecting
sub-modules.
Ploss =
(1− η2)Vmpp(
(N −K)∑k∈INJ Ik,mpp −K∑`∈ABS I`,mpp
N − (1− η2)K )
(4.32)
Maximizing Ploss corresponds to maximizing its INJ sum and minimizing
its ABS sum. This happens when all MPP sub-module currents of INJ
are maximum (Impp,max) and ABS are minimum (Impp,min), which are values
determined by allowable mismatch (4.30). Maximum power loss is given by
the following expression:
P loss,max
= (1− η2)Vmpp((N − K¯)K¯Impp,max − K¯(N − K¯)Impp,min
N − (1− η2)K¯ )
= (1− η2)Pmpp,maxρ (N − K¯)K¯
N − (1− η2)K¯
(4.33)
where K¯ gives the mismatch distribution for worst case power loss (i.e. worst
case number of injecting sub-modules). Taking the derivative of (4.33) w.r.t.
K¯ and setting it equal to zero will yield an expression for the worst case
distribution:
K¯ = N
1− η
1− η2 (4.34)
L¯ = N − K¯ −>
0
M¯ = N
η(1− η)
1− η2 (4.35)
where L¯ gives number of absorbing sub-modules for worst case power loss.
All converters should be conducting in worst case, so M¯ = 0. The worst case
mismatch distribution is purely a function of converter efficiency as shown
in Figure 4.2.
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Figure 4.2: Number of injecting and absorbing converters as a function of
converter efficiency that give the worst case power loss of the system.
When the converters have perfect efficiency, the worst case mismatch dis-
tribution has half of the converters injecting power and the remaining half
of the converters absorbing power. Purely inefficient converters will result in
zero power delivery to the bus, and, thus, zero power absorbed from the bus.
Combining (4.33) and (4.34) yields a simplified expression for maximum
insertion loss:
Ploss,max = NPmpp,maxρ
(1− η)2
1− η2 (4.36)
ηloss,max =
Ploss,max
K¯Pmpp,max + L¯Pmpp,max(1− ρ)
= ρ
1− η
1 + η(1− ρ)
(4.37)
ηext = 1− ηloss,max =
1 + η(1− ρ
η
)
1 + η(1− ρ) (4.38)
where ηloss,max represents the portion of the total generated power that is
dissipated in the worst case, and ηext represents the portion of the total gen-
erated power that is extracted in the worst case. Both expressions are only
functions of the DPP design parameters mentioned in the introduction – al-
lowable mismatch and nominal converter efficiency. These parameters not
only determine the extraction efficiency of the DPP architecture but the cost
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of it as well, since more allowable mismatch corresponds to higher power
handling capability of the converters employed. Higher converter efficiency
is proportional to cost, as well. This can provide the basis for $/W optimiza-
tion for the PV-to-Virtual Bus architecture. The contour plot of worst case
extraction efficiency is given as a function of allowable mismatch and con-
verter efficiency in Figure 4.3. A brief sanity check will help show the validity
of these equations. For decreasing converter efficiency and/or increasing al-
lowable mismatch, the amount of power lost in this architecture increases by
(4.37). When allowable mismatch increases, the worst case processed power
will also increase, leading to a larger amount of insertion loss and, thus, a
lower extraction.
Converter Efficiency (%)
A
llo
w
ab
le
M
is
m
at
ch
(%
)
0 20 40 60 80
0
10
20
30
40
50
60
70
80
90
0
10
20
30
40
50
60
70
80
90
100
E
xt
ar
ct
io
n 
E
ffi
ci
en
cy
 (%
)
Figure 4.3: Contour plot of worst case extraction efficiency.
The same 100 sub-module connection that was discussed in Chapter 2 is
considered here in order to illustrate the power processed by every converter
for the worst case distribution (4.34). Figure 4.4a shows the power processed
for a system that employs 100% efficient converters. Half of the converters
inject power, and the remaining half absorb power as illustrated by Fig. 4.2.
Figure 4.4b shows the power processed for a system that employs 80% effi-
cient converters. According to (4.34), 56 of the converters inject power, and
the remaining 44 absorb power as illustrated by Fig. 4.2. The amount of
power that needs to be injected increases for the system that employs in-
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efficient converters along with the number of converters that inject power.
The converters need to work harder in order to achieve the same MPP op-
eration as the system that employs 100% efficient converters and in order to
compensate for this inefficiency.
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Figure 4.4: Worst case power processed for 100 sub-module connection.
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The extraction efficiency of the dc-optimizer for any sub-module power
distribution is just equal to the nominal efficiency of the converters employed:
ηext,dc−opt = η (4.39)
Comparing the worst case extraction efficiency of the PV-to-Virtual Bus ar-
chitecture to the extraction efficiency of the dc-optimizer shows that the
PV-to-Virtual Bus architecture will always outperform the dc-optimizer, ex-
cept the point where allowable mismatch is 100%. The performance is equal
at this point. It is reiterated that this is under worst case conditions, and
the performance will only improve for other sub-module power distributions.
Additionally, PV-to-Virtual Bus outperforms the dc-optimizer at a fraction
of the cost of the dc-optimizer system.
4.2 Dynamical Model
A dynamical model of the PV-to-Virtual Bus architecture is derived here
in order to obtain information about the system necessary to construct a
MPPT control scheme. The primary benefit of this architecture and DPP
architectures in general is that they can achieve the same control objective as
state-of-the-art solutions (i.e. the dc-optimizer) but at a fraction of the cost.
However, DPP comes with disadvantages, as well. Specifically, developing
a controller for a DPP system is difficult because of the coupling of the
system. This section will describe this coupling and develop a framework for
addressing it.
All converter-sub-module pairs are coupled through the bus (Fig. 4.1). A
converter perturbation that injects power onto the bus will see this power dis-
tributed to other converter-sub-module pairs, thereby disturbing their states
and their MPPT. Likewise, converter perturbations that absorb power from
the bus will have a similar impact on MPPT operation. In this sense, the
change in injected/absorbed power is not compensated by the bus, but rather,
from other converter-sub-module pairs, which forms the basis of this coupling
problem.
Converter efficiency is not considered in the following relationships. It
primarily affects average, steady-state operation as shown in the previous
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section. Inclusion of converter efficiency would see an introduction of some
resistive term in the dynamic equations, which would impact damping of per-
turbative responses. We would like to develop this dynamical model in order
to see how the size of converter storage elements – the design parameters –
impact coupling and neglect the impact of parasitic elements to avoid using
and justifying complicated models.
The flyback converter is selected for the isolated dc-dc converter of the
PV-to-Virtual Bus architecture. In this section, we will provide expressions
for the steady-state, DC values of this system, develop a simplified dynamic
PV model, and give the state space averaged model of the flyback converter.
These relationships will facilitate the formulation of a linearized state space
model of the entire system at the aforementioned DC bias point. We will use
this model to observe the impact of system design parameters (e.g. converter
magnetizing inductance, number of sub-modules, etc.) on the attenuation of
this coupling.
4.2.1 DC Analysis
In this section, the DC values of all of the signals shown in PV-to-Virtual
Bus architecture of Fig. 4.1 will be derived in terms of known and regulated
values (e.g., converter duty ratios, PV model parameters, etc.). Specifically,
we will derive a closed form expression of a particular sub-module current (Ik)
in terms of its corresponding converter’s duty ratio (Dk), the string current
(IS), and the PV sub-module characteristic mapping between sub-module
voltage and current (Ik = f(Vk)). The variable k is used to indicate the
signals of the sub-module and converter of interest (see Figure 4.5). Formally,
k ∈ {1, 2, ..., n}, where n denotes the number of sub-modules in Fig. 4.1.
After we have obtained this expression for Ik, we can calculate the DC values
of all signals in Fig. 4.1, which will allow us to formulate a linearized state
space model for the system.
We have selected the flyback converter as the isolated DPP for this topol-
ogy. Its voltage conversion ratio is:
Dj
1−Djm =
VB
Vj
, ∀j ∈ {1, 2, ..., n} (4.40)
where Dj and Vj denote the steady state duty ratio of converter j and the
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Figure 4.5: Schematic drawing of the kth differential power processor – a
flyback converter.
steady state jth sub-module voltage, respectively, and VB symbolizes the
steady state bus voltage. The variable m is the turns ratio of the converter
transformer from bus to sub-module. The signals of Fig. 4.1 and Fig. 4.5
are shown as lower-cased, italicized variables to denote instantaneous values.
Capitalized variables are used to denote steady state values. We will use the
following notation to ease expression of this conversion ratio:
D¯j ≡ 1−Dj,∀j ∈ {1, 2, ..., n} (4.41)
γj ≡ Dj
D¯j
m,∀j ∈ {1, 2, ..., n} (4.42)
Likewise, the relationship between the average sub-module-side current (I∆j)
and the average bus-side current (Iδj) is given as:
γj =
I∆j
Iδj
,∀j ∈ {1, 2, ..., n} (4.43)
Additionally, the current of the magnetizing inductance referred from the
sub-module-side of the jth flyback converter (ILj) is equal to the following:
ILj = I∆j(1 +mγ
−1
j )
= I∆j
1
Dj
,∀j ∈ {1, 2, ..., n} (4.44)
From (4.40), we can formulate a relationship between the voltage of some
sub-module (Vj) and the voltage of a particular sub-module (Vk) where k ∈
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{1, 2, ..., n}:
Vj = γ
−1
j γkVk,∀j ∈ {1, 2, ..., n} (4.45)
The jth sub-module current (Ij) is given in terms of the string current (IS)
and the jth converter current (I∆j) of (4.43) below:
Ij = IS + I∆j,∀j ∈ {1, 2, ..., n} (4.46)
This relationship is the result of the averaged KCL at the node above or
below each sub-module in Fig. 4.1. The averaged KCL at the bus node
shows the following:
n∑
j=1
Iδj = IB = 0 (4.47)
where IB is the average current of the bus capacitor, CB, whose steady state
value is 0.
Combining (4.43), (4.46), and (4.47) yields an expression of the kth sub-
module current in terms of all regulated conversion ratios, the string current,
and all remaining sub-module currents:
Ik = γkIS
n∑
j=1
γ−1j
n∑
j=1
j 6=k
γ−1j Ij
(4.48)
Closing this expression to meet the form described at the beginning of
this subsection requires a relationship between the jth sub-module current
and voltage. We will generalize this relationship as the following invertible
function:
Ij = f(Vj)⇐⇒ Vj = f−1(Ij) (4.49)
This function may depend on a host of other PV model parameters (e.g.
series resistance, sub-module insolation, etc.), depending on the model that
is used. For now, we will characterize it as a mapping between Vj and Ij.
Furthermore, this function is analytically or numerically invertible. These
characteristics will be discussed in further detail in the next subsection.
The combination of (4.45), (4.48), and (4.49) results in the desired formula
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of sub-module current, Ik:
Ik = γkIS
n∑
j=1
γ−1j
n∑
j=1
j 6=k
γ−1j f(γ
−1
j γkf
−1(Ik))
(4.50)
We now have a closed form expression of the kth sub-module current as a
function of all conversion ratios, the string current, and its PV characteristic
function (to be discussed shortly). Ik is also a function of itself, so numerical
methods may need to be employed to solve for Ik, depending on the PV
model used. The conversion ratios are regulated quantities, so we can expect
their small signal variations to be zero. It is noted here that the proposed
MPPT controller is based on a system that incorporates a current source
grid-connected inverter. Therefore, the string current is also a regulated
quantity that is independent of small signal variation in the PV-to-Virtual
Bus system. Selection of this power inverter will be discussed in the MPPT
chapter. Conclusively, Ik is a purely DC quantity of known DC variables.
Using (4.40)–(4.50), we can formulate expressions for the DC quantities
that will be used in the averaged state space model.
Vk = f
−1
γkIS
n∑
j=1
γ−1j
n∑
j=1
j 6=k
γ−1j f(γ
−1
j γkf
−1(Ik))
 (4.51)
VB = γkf
−1
γkIS
n∑
j=1
γ−1j
n∑
j=1
j 6=k
γ−1j f(γ
−1
j γkf
−1(Ik))
 (4.52)
ILk = (1 +mγ
−1
k )IS

γk
n∑
j=1
γ−1j
n∑
j=1
j 6=k
γ−1j f(γ
−1
j γkf
−1(Ik))
− 1
 (4.53)
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4.2.2 PV Modelling
The intent of the coupling analysis is to investigate the impact of system
design parameters (e.g. converter input capacitance, bus capacitance, etc.)
on perturbative coupling. This requires an averaged state space model of the
entire system in terms of these parameters, in addition to some description
of the sub-modules. The DC values that will be used in the averaged state
space model depend on this PV characteristic mapping between sub-module
voltage and current. To preserve generality, we will not use a specific model.
Instead, we will predicate our analysis on a few facts:
1. The i-v characteristic curve of a photovoltaic sub-module is monotoni-
cally decreasing with increasing voltage.
2. The small signal impedance of the sub-module is frequency independent
at sufficiently low frequencies (i.e. it is resistive).
ik
vk
Ik
Vk
-Gk
Figure 4.6: Generic drawing of the i-v characteristic curve of a photovoltaic
sub-module.
The first point is illustrated by Figure 4.6, which shows an arbitrary i-
v characteristic curve of a photovoltaic sub-module and its monotonically
decreasing relationship with voltage. Additionally, the slope of the char-
acteristic curve at a given set of DC bias points, Ik and Vk, is denoted to
be:
∂ik
∂vk
=
∂f(vk)
∂vk
∣∣∣
Vk
= −Gk < 0 (4.54)
where Gk is the small-signal conductance at the DC bias point, Vk. An
approximation is made to relate small variations in ik (˜ik) for small changes
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in vk (v˜k) at the DC bias point:
i˜k
v˜k
≈ −Gk ⇐⇒ i˜k ≈ −Gkv˜k (4.55)
This says that if you perturb the sub-module voltage by a sufficiently small
amount, then the sub-module current will change by a proportional amount
that is dependent on the conductance at that point.
The settling time of these small variations is determined by the dynamics
of the sub-module. Enforcing the second point will allow us to neglect the
specific details of the small signal behavior of the photovoltaic sub-module at
higher frequencies. Figure 4.7 illustrates this point in the form of a qualitative
bode plot. The general, small signal admittance seen at the terminals of the
kth sub-module is written as:
Yk(jω) =
i˜k
v˜k
(jω) (4.56)
Gk
Low Frequency
Region
High Frequency
Region
10a-3 10a-2 10a-1 10a 10α 10α-1 10α-2 10α-3ω(rad/s)
|Y k
(jω
)|
Figure 4.7: Generic bode plot.
This bode plot is separated into two regions:
1. Low frequency region: the admittance of the sub-module is frequency
independent and has a constant, steady state value, which is the con-
ductance, Gk.
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2. High frequency region: the admittance is frequency dependent, so a
specific model is needed.
The coupling analysis in the next section will be performed under the as-
sumption that we are within the low frequency region. In other words, we
assume that the dynamics of the sub-module are much faster than the dy-
namics of the dpp system. Considering sub-module dynamics will require a
specific small signal model, and it will detract from the analysis of the dpp
system. We just want to analyze how varying system parameters in relation
to each affects coupling between sub-modules. Furthermore, we will show
that we can design the dpp system to place us within the lower frequency
region in order to achieve the approximation (4.55) needed to facilitate anal-
ysis, if the sub-module dynamics conflicted with the dpp dynamics.
4.2.3 DPP Dynamics
In this section, we will derive an averaged state space model of the kth flyback
converter. Fig. 4.5 shows all of the relevant instantaneous signals, denoted
by lower-case variables. The moving average of each of these signals is given
by:
〈x(t)〉Ts =
1
Ts
∫ t+Ts
t
xk(τ) dτ (4.57)
where Ts is the switching period and x is a variable representing any of the
signals in Fig. 4.5. We will use this quantity in the derivation of the con-
verter state dynamics (i.e. inductor current, input voltage, and bus voltage).
Formulation of these dynamics will require a state-by-state analysis.
State 1 is defined as the converter state where the sub-module side MOS-
FET is conducting (i.e. qk(t) is high and q¯k(t) is low). Below are the KCL
and KVL relationships during state 1.
iCk(t) = ik(t)− iS(t)− iLk(t) (4.58)
iB(t) =
n∑
j=1
j 6=k
iδj(t) (4.59)
vLk(t) = vk(t) (4.60)
State 2 is defined as the converter state where the bus side MOSFET is
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conducting (i.e. q¯k(t) is high and qk(t) is low). Following are the KCL and
KVL relationships during state 2.
iCk(t) = ik(t)− iS(t) (4.61)
iB(t) =
1
m
iLk(t) +
n∑
j=1
j 6=k
iδj(t) (4.62)
vLk(t) = − 1
m
vB(t) (4.63)
Collecting terms for (4.58)–(4.63) yields:
iCk(t) = ik(t)− iS(t)− qk(t)iLk(t) (4.64)
iB(t) = q¯k(t)
1
m
iLk(t) +
n∑
j=1
j 6=k
iδj(t) (4.65)
vLk(t) = qk(t)vk(t)− q¯k(t) 1
m
vB(t) (4.66)
Taking the moving average of these signals results in the following expres-
sions:
〈iCk(t)〉Ts = 〈ik(t)〉Ts − 〈iS(t)〉Ts − 〈qk(t)iLk(t)〉Ts (4.67)
〈iB(t)〉Ts =
1
m
〈q¯k(t)iLk(t)〉Ts +
n∑
j=1
j 6=k
〈iδj(t)〉Ts (4.68)
〈vLk(t)〉Ts = 〈qk(t)vk(t)〉Ts −
1
m
〈q¯k(t)vB(t)〉Ts (4.69)
The secondary current of the jth flyback converter (iδj) can be written
as a function of the inductor current (iLj), the turns ratio (m), and the
complementary switching signal (q¯j):
iδj(t) =
1
m
q¯j(t)iLj(t) (4.70)
We will represent the moving average of the switching signal as the duty
ratio as a function of time:
〈qk(t)〉Ts = dk(t) (4.71)
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〈q¯k(t)〉Ts = 1− dk(t) = d¯k(t) (4.72)
Assuming the signals have slow variation with respect to the switching
period, the average of the product of signals in (4.67)–(4.69) may be written
as the product of the averages of the signals. For example:
〈qk(t)iLk〉Ts = 〈qk(t)〉Ts〈iLk〉Ts = dk(t)〈iLk〉Ts (4.73)
Using this fact in combination with (4.70) – (4.72) yields the following sim-
plifications:
〈iCk(t)〉Ts = 〈ik(t)〉Ts − 〈iS(t)〉Ts − dk(t)〈iLk(t)〉Ts (4.74)
〈iB(t)〉Ts =
1
m
d¯k(t)〈iLk(t)〉Ts +
1
m
n∑
j=1
j 6=k
d¯j〈iLj(t)〉Ts (4.75)
〈vLk(t)〉Ts = dk(t)〈vk(t)〉Ts −
1
m
d¯k(t)〈vB(t)〉Ts (4.76)
The averaged dynamic equations of the converter state variables – the
capacitor voltages and inductor current – can be written as:
Ck
∂〈vk(t)〉Ts
∂t
= 〈iCk(t)〉Ts (4.77)
CB
∂〈vB(t)〉Ts
∂t
= 〈iB(t)〉Ts (4.78)
Lm
∂〈iLk(t)〉Ts
∂t
= 〈vLk(t)〉Ts (4.79)
Substituting (4.74)–(4.76) into (4.77)–(4.79) results in the complete dy-
namics equations:
Ck
∂〈vk(t)〉Ts
∂t
=〈ik(t)〉Ts − 〈iS(t)〉Ts
− dk(t)〈iLk(t)〉Ts
(4.80)
CB
∂〈vB(t)〉Ts
∂t
=
1
m
n∑
j=1
d¯j〈iLj(t)〉Ts (4.81)
Lm
∂〈iLk(t)〉Ts
∂t
= dk(t)〈vk(t)〉Ts −
1
m
d¯k(t)〈vB(t)〉Ts (4.82)
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4.2.4 Linearization
The dynamic equations derived in the previous section involve multiplication
of time-varying signals. Therefore, they are nonlinear. This section is devoted
to the linearization of these dynamic equations around a DC quiescent point.
Each of the averaged signals can be expressed as the sum of its DC value
and a superimposed small ac signal:
〈x(t)〉Ts = X + x˜(t) (4.83)
The assumption that this small ac variation is substantially smaller than its
DC counterpart value will enable the linearization of the converter dynamics:
|x˜(t)|  X (4.84)
Enforcing (4.83) produces new dynamic equations in terms of DC values
and small ac signal values. We will perform this substitution, a simplification,
and the linearization for each dynamic equation. Substitution of (4.83) with
the sub-module dynamic equation (4.80) yields:
Ck
∂(Vk + v˜k(t))
∂t
=(Ik + i˜k(t))− (IS + i˜S)
− (Dk + d˜k(t))(ILk + i˜Lk(t))
(4.85)
The time-derivative of the quiescent DC signals is zero:
∂X
∂t
= 0 (4.86)
In Section 4.2.1, we stated that the proposed control in this paper is based
on a current sourced, grid-connected inverter. Therefore, the string current
is tightly regulated, so we can neglect its small signal variation around the
linearization point:
i˜S(t) = 0 =⇒ iS(t) = IS (4.87)
In Section 4.2.2, we derived an approximation for small changes in sub-
module current as a function of its small signal voltage and conductance
at the point of linearization (i.e. the DC bias point) (4.55). Substituting
these expressions – (4.55),(4.86), and (4.87) – within (4.85) and expanding
49
the equation gives us:
Ck
∂v˜k(t)
∂t
=Ik − IS −DkILk
−Gkv˜k(t)− ILkd˜k(t)−Dk i˜Lk(t)
− d˜k(t)˜iLk(t)
(4.88)
This equation is partitioned such that the DC terms occupy the top row, the
linear, 1st order ac terms are in the middle row, and the nonlinear, higher
order ac terms take up the last row. Using (4.44) and (4.46), we can cancel
out the DC terms. Enforcing (4.84) will allow us to neglect the higher order
ac terms and obtain the following linearized dynamic equation:
Ck
∂v˜k(t)
∂t
= −Gkv˜k(t)− ILkd˜k(t)−Dk i˜Lk(t) (4.89)
Using the same approach, we can rewrite the bus voltage dynamic equation
as:
CB
∂(VB + v˜B(t))
∂t
=
1
m
n∑
j=1
(D¯j − d˜j(t))(ILj + i˜Lj(t))
=
1
m
n∑
j=1
D¯jILj
+
1
m
n∑
j=1
(D¯j i˜Lj(t)− ILj d˜j(t))
− 1
m
n∑
j=1
d˜j(t)˜iLj(t)
(4.90)
Equations (4.42)–(4.44) and (4.47) show that the DC term summation in
(4.90) can be cancelled. The higher order terms can be neglected, according
to (4.84). Using (4.86) leaves us with the following simplified and linearized
dynamic equation for the bus voltage:
CB
∂v˜B(t)
∂t
=
1
m
n∑
j=1
(D¯j i˜Lj(t)− ILj d˜j(t)) (4.91)
Finally, we can linearize the dynamic equation for the inductor current
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(4.82) with similar methods:
Lm
∂(ILk + i˜Lk)
∂t
= (Dk + d˜k(t))(Vk + v˜k(t))
− 1
m
(D¯k − d˜k(t))(VB + v˜B(t))
= DkVk − 1
m
D¯kVB
+Dkv˜k(t)− 1
m
D¯kv˜B(t) + (Vk +
1
m
VB)d˜k(t)
+
1
m
d˜k(t)v˜B(t)
(4.92)
Application of (4.40) and (4.41) shows that the sum of the DC terms in this
dynamic equation is zero. By (4.84), the higher order ac terms are negligible.
From (4.86), the time derivative of the DC inductor current is zero. The
coefficient of d˜k(t) among the linear terms can be rewritten according to
(4.40) and (4.41). The resulting linearized dynamic equation for the inductor
current is:
Lm
∂i˜Lk
∂t
= Dkv˜k(t)− D¯k
m
v˜B(t) +
Vk
D¯k
d˜k(t) (4.93)
We have arrived at an averaged state space description of the kth converter
– (4.89), (4.91), and (4.93). These dynamics are extendible to the dynamics
of the remaining n−1 converters. This will allow us to formulate an averaged
state space model for the entire PV-to-virtual bus architecture.
4.2.5 PV-to-Virtual Bus Averaged State Space
We will use the typical notation for writing a state space model:
˙˜x(t) = Ax˜(t) +Bu(t) (4.94)
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where x˜(t) represents the small signal state vector:
x˜(t) =

i˜L1(t)
i˜L2(t)
...
i˜Ln(t)
v˜1(t)
v˜2(t)
...
v˜n(t)
v˜B(t)

(4.95)
and u(t) represents small signal duty ratio vector:
u(t) =

d˜1(t)
d˜2(t)
...
d˜n(t)
 (4.96)
The input vector, u(t), is written without a tilde, because it is inherently
a small signal (i.e. changes in duty ratio are programmed to be small per-
turbations). The dimension of x˜(t) is 2n + 1, because there are n inductor
currents, n sub-module voltages, and 1 bus voltage. Therefore, the state
matrix, A, has size 2n+ 1× 2n+ 1. Similarly, u(t) is n dimensional, so the
input matrix, B, is 2n+ 1× n.
Matrices A and B are quite large, so we will write them in terms of block
matrices, and then define each block matrix in terms of the coefficients from
the dynamic equations in the previous subsection.
A =
A11 A12 A13A21 A22 A23
A31 A32 A33
 (4.97)
A11 = 0
n×n (4.98)
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A12 =

D1
mLm1
0 . . . 0
0 D2
mLm2
. . . 0
...
...
. . .
...
0 0 . . . Dn
mLmn
 (4.99)
A13 =

− D1
Lm1
− D2
Lm2
...
− Dn
Lmn
 (4.100)
A21 =

−D1
C1
0 . . . 0
0 −D2
C2
. . . 0
...
...
. . .
...
0 0 . . . −Dn
Cn
 (4.101)
A22 =

−G1
C1
0 . . . 0
0 −G2
C2
. . . 0
...
...
. . .
...
0 0 . . . −Gn
Cn
 (4.102)
A23 = 0
n×1 (4.103)
A31 =
(
D1
mCB
D2
mCB
. . . Dn
mCB
)
(4.104)
A32 = 0
1×n (4.105)
A33 = 0 (4.106)
B =
B1B2
B3
 (4.107)
B1 =

V1
D¯1Lm1
0 . . . 0
0 V2
D¯2Lm2
. . . 0
...
...
. . .
...
0 0 . . . Vn
D¯nLmn
 (4.108)
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B2 =

− IL1
C1
0 . . . 0
0 − IL2
C2
. . . 0
...
...
. . .
...
0 0 . . . − ILn
Cn
 (4.109)
B3 =
(
− IL1
mCB
− IL2
mCB
. . . − ILn
mCB
)
(4.110)
This system is LTI. However, its form does not yield tractable forced state
responses. Even when it is assumed that all converters have equal parameters
(e.g. Cj = CNOM ,∀j ∈ 1, 2, ..., n), the resulting eigenvalues do not provide
any intuitive understanding of how system design parameters affect coupling.
4.2.6 Nominal Operation
In order to gain an understanding of how dpp design parameters affect cou-
pling, we will investigate coupling at the nominal operating point of the
system (e.g. MPP operation). This operating point will determine the DC
values of Section 4.2.1. The nominal duty ratio for all converters is ap-
proximately 50%, during MPP operation. This set of duty ratios equalizes
sub-module voltages according to (4.45). Voltage equalization is known to
achieve near MPP operation [4, 18].
DNOM,j = 50%,∀j ∈ {1, 2, ..., n} (4.111)
VNOM,j ≈ VMPP ,∀j ∈ {1, 2, ..., n} (4.112)
Consequentially, the bus voltage (4.40) is expressed as:
VB ≈ mVMPP (4.113)
We will assume the DPP system has been designed to handle a maximum
of 20% MPP current mismatch between sub-modules, which is a reasonable
design given the data presented here [21]. It can be shown using the analysis
of the Section 4.1 that the case where one sub-module is completely mis-
matched (e.g. 20% mismatch) and the remaining sub-modules are at max-
imum insolation is the case where a single converter will process maximum
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power and, thus, conduct maximum current.
IMPP,j = IMPP ,∀j 6= k ∈ {1, 2, ..., n} (4.114)
IMPP,k = 80%IMPP (4.115)
Given this set of MPP sub-module currents and converter duty ratios
(4.111), the string current can be calculated by (4.48).
IS =
n− 0.2
n
IMPP (4.116)
The combination of (4.114)–(4.116) yields nominal inductor current values
according to (4.44) and (4.46):
ILj,NOM =
0.4
n
IMPP ,∀j 6= k ∈ {1, 2, ..., n} (4.117)
ILk,NOM = −0.4(n− 1)
n
IMPP (4.118)
Converter parameters are nominally valued.
Cj = CNOM ,∀j ∈ {1, 2, ..., n} (4.119)
Lmj = Lm,NOM ,∀j ∈ {1, 2, ..., n} (4.120)
We define the nominal parameters of the system as two sets:
1. parameters that determine the DC operating point of the system.
2. tunable parameters
Nominal operation is achieved when the duty ratio of every converter is
approximately 50%. The MPP voltage and MPP current of the employed
sub-modules will determine the nominal DC quiescent values of the linearized
state space. We will use the MPP information of the sub-module that is used
to experimentally validate the proposed MPPT algorithm at the end of this
work – the 245 W Sunmodule from Solarworld, whose MPP information is
provided in Table 4.1.
The set of tunable parameters include converter magnetizing inductance,
converter input capacitance, transformer turns ratio, and bus capacitance.
Their nominal values are defined in Table 4.2.
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Table 4.1: MPP Information of 245 W Sunmodule
IMPP 7.93 A
VMPP 10.3 V
Table 4.2: Nominal Design Parameters
CNOM 10 µF
Lm,NOM 10 µH
mNOM 1
CB,NOM 100 µF
These values are based on previous converter designs for the pv-to-virtual
bus architecture [18, 19].
4.2.7 Nominal Conductance
The remaining state space parameter is defined in this section. The jth sub-
module power is written as:
pj(t) = ij(t)vj(t),∀j ∈ 1, 2, ..., n, (4.121)
where ij(t) and vj(t) are the j
th sub-module current and voltage, respectively.
It is shown in [22] that the derivative of sub-module power with respect to
sub-module current is zero at MPP operation. First, the time derivative of
sub-module power is given:
∂pj(t)
∂t
=
∂(ij(t)vj(t))
∂t
=
∂ij(t)
∂t
vj(t) + ij(t)
∂vj(t)
∂t
, ∀j ∈ 1, 2, ..., n
(4.122)
where the product rule has been employed. Then, we divide the time deriva-
tive of the sub-module power with the time derivative of the sub-module
current to obtain:
∂pj(t)
∂ij(t)
= vj(t) + ij(t)
∂vj(t)
∂ij(t)
= vj(t)− ij(t)
Gj
,∀j ∈ 1, 2, ..., n
(4.123)
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where (4.54) has been used to incorporate the conductance of the jth sub-
module. At MPP operation, (4.123) is zero. This leaves us with the MPP
conductance of the jth sub-module:
GMPP,j =
IMPP,j
VMPP
,∀j ∈ 1, 2, ..., n (4.124)
4.2.8 Coupling Transfer Function
In this section, we will justify the transfer functions used to measure this
sub-module-to-sub-module coupling for two cases:
1. effect of a single perturbation of the kth converter on the voltage of
its corresponding kth sub-module voltage and a remote sub-module
voltage.
2. effect of a synchronized perturbation among all converters, except the
kth converter, on the kth sub-module voltage and the sub-module volt-
age of any perturbed converter.
In the first case, the input vector (4.96) is:
u(t) =
0
(k−1)×1
1
0(n−k)×1
 d˜NOM (4.125)
where d˜NOM is the nominal duty ratio perturbation of any converter. This
input vector shows that we are only perturbing the kth converter by d˜NOM .
This simplifies our state space (4.94) to:
˙˜x(t) = Ax˜(t) +Bkd˜NOM (4.126)
where the new input vector, Bk, is expressed as:
Bk =

0(k−1)×1
Vk
DkLmk
0(n−1)×1
− ILk
Ck
0(n−k)×1
− ILk
mCB

(4.127)
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This input matrix is 2n + 1 × 1 and it signifies the magnitude of just one
perturbation. We are interested in the voltages of the perturbed, kth sub-
module and the unperturbed, jth sub-module. Therefore, the output matrix,
Ck, is written as:
Ck =
(
01×(n+j−1) 1 01×(n−j+1)
01×(n+k−1) 1 01×(n−k+1)
)
(4.128)
As a result, the output, which is denoted as y(t), is expressed as a function
of this output matrix and the small signal state vector:
y(t) = Ckx˜(t) =
(
v˜j(t)
v˜k(t)
)
(4.129)
The Laplace transform of the single-input, multiple-output (SIMO) state
space consisting of the matrices A, Bk, and Ck is given by the following
equation:
Hk(s) =
Y˜ (s)
D˜NOM(s)
= Ck(sI − A)−1Bk (4.130)
This Laplace transform yields two transfer functions, because the state space
is SIMO (i.e. one input and two outputs):
Hk1(s) =
V˜j(s)
D˜NOM(s)
(4.131)
Hk2(s) =
V˜k(s)
D˜NOM(s)
(4.132)
The first transfer function (4.131) describes the impact that the perturba-
tion of the kth converter has on the voltage of the jth sub-module. The second
transfer function (4.131) describes the impact that the perturbation of the
kth converter has on its corresponding kth sub-module voltage. It is desired
to attenuate Hk1 as much as possible in relation to Hk2. This is formulated
as:
Hk1(s)≪ Hk2(s)⇐⇒ Hk1(s)
Hk2(s)
≪ 1 (4.133)
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The transfer function from the kth sub-module voltage to the jth sub-module
must be very small:
Tk(s)
.
=
Hk1(s)
Hk2(s)
=
V˜j(s)
V˜k(s)
≪ 1 (4.134)
Next, we consider case 2, where all but the kth converter perturbs. The im-
pact of these perturbations on the voltage of the kth sub-module is quantified
in this section. The input vector (4.96) is:
u(t) =
1
(k−1)×1
0
1(n−k)×1
 d˜NOM (4.135)
where d˜NOM is the nominal duty ratio perturbation of any converter. This
input vector shows that we are perturbing every converter by d˜NOM except
the kth converter. This simplifies our state space (4.94) to:
˙˜x(t) = Ax˜(t) +Bk¯d˜NOM (4.136)
59
where the new input vector, Bk¯, is expressed as:
Bk¯ =

V1
D1Lm1
...
Vk−1
Dk−1Lm,k−1
0
Vk+1
Dk+1Lm,k+1
...
Vn
DnLmn
− IL1
C1
...
− IL,k−1
Ck−1
0
− IL,k+1
Ck+1
...
− ILn
Cn
−
n∑
j=1
j 6=k
ILj
mCB

(4.137)
This input matrix is 2n + 1 × 1 and it signifies the magnitude of n − 1
simultaneous perturbations. The variable k¯ is used to denote all n elements,
except the kth element. We are interested in the voltage of a perturbed, k¯th
sub-module in relation to the voltage of the unperturbed, kth sub-module.
Therefore, the output matrix, Ck¯, is written as:
Ck¯ =
(
01×(n+k¯−1) 1 01×(n−k¯+1)
01×(n+k−1) 1 01×(n−k+1)
)
(4.138)
As a result, the output, which is denoted as y(t), is expressed as a function
of this output matrix and the small signal state vector:
y(t) = Ck¯x˜(t) =
(
v˜k¯(t)
v˜k(t)
)
(4.139)
The Laplace transform of the single-input, multiple-output (SIMO) state
space consisting of the matrices A, Bk¯, and Ck¯ is given by the following
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equation:
Hk¯(s) =
Y˜ (s)
D˜NOM(s)
= Ck¯(sI − A)−1Bk¯ (4.140)
This Laplace transform yields two transfer functions, because the state space
is SIMO (i.e. one input and two outputs):
Hk¯1(s) =
V˜k¯(s)
D˜NOM(s)
(4.141)
Hk¯2(s) =
V˜k(s)
D˜NOM(s)
(4.142)
The first transfer function (4.141) describes the impact that the perturba-
tions of the n − 1 converters have on the voltage of a k¯th sub-module. The
second transfer function (4.142) describes the impact that the perturbations
have on the kth sub-module voltage. It is desired to attenuate Hk¯2 as much
as possible in relation to Hk¯1. This is formulated as:
Hk¯2(s)≪ Hk¯1(s)⇐⇒
Hk¯2(s)
Hk¯1(s)
≪ 1 (4.143)
The transfer function from the k¯th sub-module voltage to the kth sub-module
must be very small:
Tk¯(s)
.
=
Hk¯2(s)
Hk¯1(s)
=
V˜k(s)
V˜k¯(s)
≪ 1 (4.144)
4.2.9 Coupling Analysis
This analysis is performed at nominal operation with three sub-modules
(n = 3). The transfer function relating changes in the kth sub-module volt-
age to changes in a remote, jth sub-module voltage (4.134) at the nominal
point of operation is studied first. This transfer function describes the case
where the kth converter perturbs and the remaining n− 1 converters do not
perturb. Designing this transfer function to have very large attenuation will
ensure that changes in the jth sub-module voltage are very small compared
to changes in the kth sub-module voltage.
The following analysis will study the effect of varying one of the design
parameters of Table 4.2 and comparing the resulting transfer function with
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the nominal transfer function. Specifically, four Bode plots are generated for
each of the four design parameters. In each Bode plot, the effect of varying
just one design parameter by an order of magnitude, for example, is compared
to the nominal design of (4.134).
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Figure 4.8: Bode plots of |Tk(jω)| demonstrating the effect of varying a
design parameter around its nominal value.
Figure 4.8 illustrates the impact of varying each of the four design parame-
ters around their nominal value. It is clear that the DC gains of all curves in
all plots are the same value. Specifically, the steady-state coupling is indepen-
dent of the value of input capacitance, magnetizing inductance, transformer
turns ratio, and bus capacitance. However, the Bode plots indicate that
the bandwidth can be significantly decreased when certain parameters are
increased such that appreciable attenuation is achieved at practical pertur-
bation frequencies (e.g. 1 kHz). The proposed MPPT algorithm is based on
this fact.
Figure 4.8a shows the effect of decreasing and increasing the nominal input
capacitance of 10 µF by an order of magnitude. It is evident that this has
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no effect on attenuation. However, there appears to be substantial resonance
for larger values of input capacitance. Figure 4.8b illustrates the same effect
for similar variance around the nominal magnetizing inductance of 10 µH.
Increasing Lm results in a decreased bandwidth. However, the Tk(jω) be-
comes resonant at a particular frequency – similar to the behavior of Fig.
4.8a. This resonance for large values of input capacitance and magnetizing
inductance would amplify the coupling. Therefore, we will avoid tuning the
sub-module side passive elements to achieve decoupling.
Figures 4.8c and 4.8d illustrate the same type of variance around nominal
design parameter values of transformer turns ratio and bus capacitance (see
Table 4.2), respectively. Increasing these parameters leads to substantial
attenuation with no resonant effect. This relationship will be exploited in
order to perform a decoupled MPPT algorithm.
The next perturbation case is studied by analyzing the Bode plot of (4.144)
in Figure 4.9. The same frequency dependence is obtained for variation of
each of the four design parameters that was obtained for the previous per-
turbation study of (4.134). However, the DC gain is much higher. This
is because the aggregate perturbation from all n − 1 converters has a pro-
portionally higher impact than just the single perturbation of the previous
study. This aggregate perturbation results in a much larger power injection
and disturbance to the kth unperturbed sub-module in steady-state – hence
the larger DC gain.
The effect of increasing the number of sub-modules in the system is studied
here. Previously, we considered the case where n = 3. Figure 4.10 shows
the impact of increasing the amount of sub-modules in the system for each
perturbation case (4.134) and (4.144). It is noted that the bus capacitance
is held constant at its nominal value for increasing n. For the first case,
only the kth converter perturbs. The amount of power that this converter
injects or absorbs is distributed among the remaining n − 1 sub-modules.
When n increases, the amount of power that is distributed among each of
the remaining sub-modules decreases in steady-state. This is reflected by
the Bode plot of Fig. 4.10a, because the DC gain is much smaller for larger
systems. The opposite holds for the second perturbation case, where all but
one converter perturb. The net power injection or absorption increases with
the size of the system, since n− 1 converters perturb. This is demonstrated
by the Bode plot of Fig. 4.10b, because the DC gain is much larger for larger
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Figure 4.9: Bode plots of |Tk¯(jω)| demonstrating the effect of varying a
design parameter around its nominal value.
systems. However, as long as the bus capacitance scales with the size of
the system, the coupling for the second perturbation is not a problem. In
practice, the bus capacitance should be sized to handle the amount of sub-
modules within the module that the DPP will be integrated. This is usually
3 sub-modules.
From the coupling analysis, we can see that increasing the size of the stor-
age elements on the bus side in comparison to the size of the sub-module side
passive elements will lead to greater decoupling. It is noted here that increas-
ing the turns ratio (m) increases the secondary magnetizing inductance. In
conclusion, the dynamics of the sub-module side should be much faster than
the bus dynamics. Slowing down the bus dynamics will result in a slower
transmission of power from one sub-module to the other. The analysis in
this section demonstrates this fact in the frequency domain. With this last
point, we will verify the assumption in Section 4.2.2 that we can constrain
our analysis to arbitrarily low frequency regimes such that the high frequency
64
.103 104 105 106 107 108
−70
−60
−50
−40
−30
−20
−10
0
10
20
30
|T k
(jω
)|(
dB
)
ω(rad/ s)
n = 3n = 9n = 30
(a) Perturbation case 1: |Tk(jω)|
103 104 105 106 107 108
−70
−60
−50
−40
−30
−20
−10
0
10
20
30
|T k¯
(jω
)|(
dB
)
ω(rad/ s)
n = 3n = 9n = 30
(b) Perturbation case 2: |Tk¯(jω)|
Figure 4.10: Bode plots demonstrating the effect of increasing the number
of sub-modules (n) for the nominal transfer functions (4.134) and (4.144).
dynamics of a PV sub-module can be neglected. Figure 4.11 illustrates this
ability to place the dominant pole of the system at a frequency lower than
the dominant pole of the nominal transfer function (4.134). This is accom-
plished by collectively sizing up the storage elements of the DPP system. For
this particular pole placement, the nominal input capacitance, magnetizing
inductance and bus capacitance of Table 4.2 are all increased by 1000. This
results in a transfer function, |Tk,1000NOM(jω)|, with bandwidth three orders
of magnitude less than the nominal transfer function (4.134) – denoted as
|Tk,NOM(jω)| in Fig. 4.11.
We will design our system to have a very large bus capacitance in order
to achieve the desired attenuation for a sufficiently large perturbation fre-
quency. The transformer turns ratio of the flyback converter will be kept at
its nominal value of 1 : 1 for the sake of maintaining a balanced operation
from the primary-side of the converter to the secondary-side of the converter.
4.2.10 Eigenvalues
In Section 4.2.5, it was stated that the eigenvalues of the system are in-
tractable even when the approximations of the previous sections were made
– equal input capacitances, magnetizing inductances, and duty ratios among
all converters. An additional approximation will be made here to yield a
more tractable set of eigenvalues. We will assume that the conductance of
every sub-module is equal. It will be shown that this will still not lead to a
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Figure 4.11: Dominant pole placement of the PV-to-Virtual Bus
architecture.
complete set of tractable eigenvalues, because the last three eigenvalues are
very complicated functions of all of the system parameters. However, the
remaining 2n− 2 eigenvalues are tractable.
Below is the matrix that will yield the characteristic equation of the state
matrix A (4.97):
A− λI =
(
AI BI
CI DI
)
(4.145)
where
AI =
(
A11 − λI A12
A21 A22 − λI
)
=
(
AII BII
CII DII
)
(4.146)
BI =
(
A13
A23
)
(4.147)
CI =
(
A31 A32
)
(4.148)
DI = A33 − λ = −λ (4.149)
and Aij for i = 1, 2, 3 and j = 1, 2, 3 are block matrices of A (4.98) – (4.106).
The determinant of (4.145) will yield the characteristic equation of A:
det(A− λI) = Π2n+1j=1 (λ− λj) = 0 (4.150)
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where λj is the j
th eigenvalue of matrix A, which has size (2n+1)× (2n+1).
If AI is invertible, then by the Leibnitz formula and the Schur complement,
we may simplify (4.150):
det(A− λI) = det(AI)det(DI − CIA−1I BI) (4.151)
AI can be inverted blockwise, since A11, A12, A21, and A22 are diagonal
matrices (4.98) – (4.106)
A−1I =
(
AIII BIII
CIII DIII
)
(4.152)
where
AIII = A
−1
II + A
−1
II BII(DII − CIIA−1II BII)−1CIIA−1II (4.153)
BIII = −A−1II BII(DII − CIIA−1II BII)−1 (4.154)
CIII = −(DII − CIIA−1II BII)−1CIIA−1II (4.155)
DIII = (DII − CIIA−1II BII)−1 (4.156)
Solving for each of these block matrices yields the following explicit forms:
AIII = −
λ+ G
C
λ2 + G
C
+ D
2
CLm
I (4.157)
BIII = −
D
Lm
λ2 + G
C
+ D
2
CLm
I (4.158)
CIII =
D
C
λ2 + G
C
+ D
2
CLm
I (4.159)
DIII = − λ
λ2 + G
C
+ D
2
CLm
I (4.160)
Multiplying AI (4.146) and A
−1
I (4.152) yields the identity matrix. Therefore,
AI is invertible, and the simplification of (4.151) holds.
Each determinant on the right hand side of (4.151) is solved here. The
first determinant is just det(AI). Each block of AI is square and diagonal.
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CII and DII commute, so we can simplify (4.151) and solve it explicitly:
det(AI) = det(AIIDII −BIICII) = (λ2 + λG
C
+
D2
CLm
)n (4.161)
The second determinant involves A−1I (4.152). Carrying out the matrix mul-
tiplication yields:
det(DI − CIA−1I BI) = −λ−
n
CBLmm2
D2(λ+ G
C
)
λ2 + λG
C
+ D
2
CLm
(4.162)
Using (4.161) and (4.162), (4.151) can be expanded to yield the desired
characteristic equation of A:
0 = det(A− λI)
= λ(λ2 + λ
G
C
+
D2
CLm
)n +
n
CBLmm2
D2(λ+
G
C
)(λ2 + λ
G
C
+
D2
CLm
)n−1
(4.163)
The (λ2 + λG
C
+ D
2
CLm
)n−1 term can be factored out of this equation in order
to solve for 2n− 2 poles:
0 = (λ2 + λ
G
C
+
D2
CLm
)n−1 (4.164)
λ1, λ2, ..., λn−1 =
√
G2L2m − 4CLmD2 −GLm
2CLm
(4.165)
λn, λn+1, ..., λ2n−2 =
−√G2L2m − 4CLmD2 −GLm
2CLm
(4.166)
These eigenvalues are tractable. The remaining three eigenvalues are very
complicated. They are derived by solving the simplified version of (4.163):
0 = λ(λ2 + λ
G
C
+
D2
CLm
) +
n
CBLmm2
D2(λ+
G
C
) (4.167)
The remaining three eigenvalues are expressed as:
λ2n−1 =
1
6
(−2G
C
+ 22/3(
α
β
− β)) (4.168)
λ2n =
1
12
(−4G
C
− 22/3(α
β
− β) + i22/3
√
3(
α
β
+ β)) (4.169)
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λ2n+1 =
1
12
(−4G
C
− 22/3(α
β
− β)− i22/3
√
3(
α
β
+ β)) (4.170)
where
α =
3CD2m2 − CBG2Lmm2 + 3C2D2n
C2CBLmm2
(4.171)
β = 3
√
2G3
C3
− 9D
2G
C2Lm
+
18D2Gn
CCBLmm2
+
√
γ + σ (4.172)
γ =
(−9CCBD2Gm2 + 2CBG2Lmm2 + 18C2D2Gn)2
C6C2BL
2
mm
4
(4.173)
σ = 4(−G
2
C2
+
3D2
CLm
+
3D2n
CBLmm2
)3 (4.174)
A forced state response is not feasible with this set of eigenvalues – hence,
the transfer function approach in the coupling analysis sections.
4.2.11 Simulation
A simulation is performed using the PLECS blockset in Simulink. Figure
4.12 shows the PLECS block diagram of a three sub-module connection,
using the nominal DPP parameters of Table 4.2, commanding initial duty
ratios of 50%, and enforcing a 30% mismatch of the first sub-module. Figure
4.13 shows the effect of coupling when the first converter perturbs at 2 s.
Every sub-module changes power production at this point. Zooming into
this region, we can see that the change is almost instantaneous for every
sub-module (see Figure 4.14). When the bus capacitance is increased by the
three orders of magnitude from its nominal value, attenuation is achieved.
Figure 4.15 demonstrates how quickly the power production of sub-module
1 changes with that of sub-modules 2 and 3. Zooming into this region, we
can see that sub-modules 2 and 3 are unchanged when the first converter
perturbs the state of its sub-module (see Figure 4.14). This attenuation
is on a very small time scale as predicted in the coupling analysis section.
A second perturbation is commanded 1 ms later in Figure 4.17. The same
decoupling is achieved.
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Figure 4.12: Schematic of PLECS simulation.
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Figure 4.13: Coupled perturbation of one converter.
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Figure 4.14: A magnified version of Fig.4.13 around the perturbation time.
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Figure 4.15: Decoupled perturbation of one converter.
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Figure 4.16: A magnified version of Fig. 4.15 around the perturbation time.
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Figure 4.17: Decoupled perturbation of two converters.
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Chapter 5
Maximum Power Point Tracking
The PV-to-Virtual Bus architecture shown in Fig. 5.1 illustrates a favorable
characteristic of this topology. Any sub-module current (ij) is equal to the
sum of the string current (iS) and the differential current (i∆j) corresponding
to that sub-module. This is expressed by the following equation:
ij = iS + i∆j,∀j ∈ {1, 2, ..., n} (5.1)
sub-
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Figure 5.1: Schematic drawing of the PV-to-Virtual Bus architecture.
73
If all differential power processors (DPP) have access to the global string
current and their own differential currents, then each DPP can calculate
its corresponding sub-module current by (5.1). It should be noted that the
ground reference of the bus is arbitrary. If set to the same potential as the
central inverter, then the string current value (already measured by the cen-
tral inverter) can be broadcast to every DPP through their respective bus
port using inexpensive means of communication [23]. Each DPP converter
senses its own differential current, and thus can compute the correspond-
ing sub-module current with knowledge of the string current. Sub-module
current calculation combined with sub-module voltage measurement yields
sub-module power:
pj = vjij,∀j ∈ {1, 2, ..., n} (5.2)
This exact calculation of the sub-module power facilitates a direct and local-
ized sub-module MPPT – much like a dc-optimizer but with the benefits of
DPP. The attenuation achieved by the design considerations outlined in the
previous chapter (i.e. a sufficiently large MPPT perturbation frequency and
bus capacitance) enables a localized MPPT algorithm at the DPP-level such
that every DPP does not need any information from any other DPP. However,
this MPPT can lead to instability over time (i.e. after many perturbations)
if the string current is not at its optimal value. This fact is illustrated by a
PLECS simulation in Figure 5.2, which consists of a three sub-module con-
nection, 30% mismatch of sub-module 1, and the nominal DPP parameters
of the previous chapter – except for employing a bus capacitance that is 1000
times larger than the nominal value. In this simulation, all converter per-
form MPPT independently each other because of the achieved decoupling.
However, the string current is not the optimal, stabilizing current, so the
amount of power that is injected to the bus capacitance is nonzero – in this
case, it is positive. This results in continual increase in bus voltage, which
will definitely lead to a violation of component voltage ratings.
It will be shown in the next section that the power injected into the bus
capacitor during MPPT operation is dependent on the string current value.
Operation at the stabilizing string current will ensure stability during the
proposed MPPT operation.
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Figure 5.2: MPPT with no bus voltage regulation.
5.1 Stability
This section will discuss stability of the controller in the context of power
flow – specifically, power delivery to the bus capacitor. It will be shown that
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operating at a non-optimal string current during MPP operation will result
in a net power injection/absorption to/from the bus over time. We will derive
an expression for the optimal string current and power transmission to the
bus capacitor as a function of string current, the optimal string current, and
MPP information.
The power processed by the jth converter is:
p∆j = vji∆j = vBiδj = pδj,∀j ∈ {1, 2, ..., n} (5.3)
where p∆j is the power injected into the j
th converter from the sub-module
side, iδj and pδj are the current and power injections to the bus on the bus
side of the jth converter, and vB is the bus voltage. We are making the
assumption that converter efficiency is a secondary effect as described in
previous chapter.
The KCL at the bus node is expressed as:
n∑
j=1
iδj = iB (5.4)
where iB is the current injected into the bus capacitor. Multiplying both
sides of (5.4) by the bus voltage and using (5.3) yields:
n∑
j=1
p∆j = pB (5.5)
where pB is the power injected into the bus capacitor.
The total power generation among all n sub-modules is written as:
n∑
j=1
pj =
n∑
j=1
vjij
=
n∑
j=1
vj(iS + i∆j)
= iS
n∑
j=1
vj +
n∑
j=1
vji∆j
= iS
n∑
j=1
vj + pB
(5.6)
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where (5.1) – (5.5) are employed. Rearranging (5.6) results in the desired
form:
pB = iS
n∑
j=1
vj −
n∑
j=1
pj (5.7)
The power injected into the bus capacitor is equal to the difference in power
transmitted out of the string and the total sub-module power generation.
Assuming every DPP is performing a localized and decoupled MPPT control
scheme, (5.7) becomes:
pB = iS
n∑
j=1
VMPP,j −
n∑
j=1
PMPP,j (5.8)
where capitalized variables denote average, steady-state quantities and MPP
denotes signals at maximum power point operation. In the section where the
MPPT algorithm was proposed, the string current was a free variable and,
thus, independent of MPP operation. This is illustrated by (5.8) as it is still
a free variable. Stable, steady-state power delivery to a capacitor is equal to
zero. Therefore, there must exist a stabilizing string current, i∗S, that makes
(5.8) equal to zero:
i∗S =
n∑
j=1
PMPP,j
n∑
j=1
VMPP,j
(5.9)
Using the following dynamic equation describing changes in the bus volt-
age as a function of power injection, we can obtain a dynamic relationship
between string current and bus voltage:
pB = vBiB = vBCB
∂vB
∂t
(5.10)
where the well-known capacitor current equation has been employed and
CB is the bus capacitance discussed in the “Coupling” section. Equating
(5.10) to (5.8) and using (5.9), the desired dynamic equation describing the
time rate of change of bus voltage as a function of string current and MPP
variables is given:
∂vB
∂t
=
n∑
j=1
PMPP,j
vBCB
(1− iS
i∗S
) (5.11)
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This relationship shows that the bus voltage can be varied through control
of the string current during MPP operation. When the string current is
below the optimal string current then the time derivative of the bus voltage
is positive. Conversely, when the string current is greater than the optimal
string current, then the bus voltage decreases over time. A string current
of optimal value results in zero change in bus voltage and, thus, stability.
Figure 5.3 plots this relationship of the time derivative of the bus voltage
vs. the string current for a family of vBCB values. This figure shows that
increasing vBCB decreases the magnitude of the time rate of change of the
bus voltage for string currents not equal to the optimal string current.
∂vB
∂t
iS
i*S
increasing
vBCB
Figure 5.3: Illustration of ∂vB
∂t
vs. iS.
The control variable of every DPP is the duty ratio – as discussed in the
previous chapter. From the same discussion, it was stated that the proposed
MPPT algorithm is based on a system that employs a current sourced grid-
connected inverter. Therefore, the grid-connected inverter controls string
current and, consequentially, can stabilize the system according to (5.11)
by monitoring the bus voltage. This is a stark contrast to conventional
string-level inverters that control string current or string voltage to directly
maximize power generation. This proposed scheme controls the string current
to stabilize the bus voltage under the assumption that all converters are
performing MPPT. Therefore, it is indirectly maximizing power generation.
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5.2 Control Objectives
The control objectives are to maximize sub-module power and to regulate
bus voltage:
max(pj),∀j ∈ {1, 2, ..., n} (5.12)
vB,ref = vB (5.13)
where vB,ref is the commanded reference bus voltage. Each sub-module can
be operated in a distributive manner at their MPP by their corresponding
DPP when the bus capacitance is sufficiently large. Bus voltage is regulated
by the string current of the central converter. This can be described as two
control loops - the slow, outer control loop of the central converter and the
fast, inner control loop of the DPP converters. Figure 5.4 illustrates this
concept in block diagram form.
DPP1
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DPPn
CLKn
DPPPlant
Central
ControlΣ
Is VbVb,ref
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Read:
Vb
V1
IΔ1
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Calculate
P1
P1≥P'1
Y
N
P1=P'1,
D1=D1+pert1
CLK1
Is Vb
Y Y
N N
+
-
Figure 5.4: Block diagram of proposed control scheme.
Each DPP is equipped with its own perturb and observe (P&O) algorithm
that is clocked at a perturbation frequency asynchronous from every other
DPP and the central, grid-connected inverter (shown by the different CLK
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inputs in Fig. 5.4). The perturbation frequency of each DPP is configured
to be at least several times faster than the control frequency of the central
converter, which is the result of the typically slow dynamics of a string level
central converter. The P&O algorithm of each DPP converter is ordered as
follows:
1. Wait for the rising edge of perturbation clock.
2. Perform ADC and digital low pass filtering of bus voltage, sub-module
voltage, differential current, and string current.
3. If the bus voltage is greater than or equal to the specified maximum bus
voltage determined by component ratings, then assign a negative step
to perturbation direction and proceed to step 6. Otherwise, continue
to step 4.
4. Calculate the sub-module power according to (5.1), (5.2).
5. If the present sub-module power is greater than or equal to the pre-
viously measured sub-module power, then maintain the perturbation
direction. Otherwise, reverse the perturbation direction.
6. Record present value of sub-module power for the next perturbation.
Update the duty ratio of the DPP converter with the new perturbation
information. Return to step 1.
This collection of DPP converters can be treated as a plant block in this
system. This DPP plant depends on the value of the string current, which is
controlled by the central converter. Additionally, the MPPT algorithm of the
DPP converters impacts the value of the bus voltage over time. Therefore,
the string current is treated as an input and the bus voltage is treated as an
output to the DPP plant, whose dynamics are described by (5.11). The role
of the central converter is to control the string current to regulate the bus
voltage. As a result, a classical feedback loop is formed between the central
control and the DPP plant in Fig. (5.4).
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Figure 5.5: MPPT with bus voltage regulation.
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5.3 Simulation
The same simulation that was performed at the beginning of this chapter to
illustrate instability is shown here – but with bus voltage regulation. Figure
5.5 shows MPPT with bus voltage regulation. More details of MPPT oper-
ation will be provided in the experimental results section. The purpose of
this simulation is to illustrate the fact that bus voltage regulation is achieved
during MPPT by controlling the string current as shown in Fig. 5.5a.
Figure 5.6: Experimental setup of the 3 sub-module connection.
5.4 Experimental Results
Experimental results were obtained for a three sub-module connection using
flyback converters as the DPP converters for the PV-to-Virtual Bus topol-
ogy (see Figure 5.6). Three synchronous-rectified flyback converters were
designed and integrated onto a two-layered printed circuit board. An anno-
tated photograph of the pcb front-side and back-side are shown in Figure 5.7
and Figure 5.8, respectively. The component listing of the flyback converter
is given in Table 5.1. The flyback conversion efficiency as a function of load
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current is illustrated in Figure 5.9 for an input and output voltage of 10 V.
The efficiency of the converter under PFM operation is shown on the same
plot for comparison. The peak conversion efficiency is 94.5% at a load cur-
rent of 1.5 A. At 50 mA, the conversion efficiency is 61.2% without PFM and
83.2% with PFM.
Table 5.1: Component Listing
Device Model Value Manufacturer
Power MOSFET PSMN5R9-30YL,115 NXP
Gate Drive FAN3100CMPX Fairchild
Xformer RM8-3F3 core, Lm = 10 µH, Custom
foil windings Lleak = 260 nH
Cinput 0805, X5R, 25V 2 ×10 µF Murata
Cbus 0805, X5R, 25V 69 ×10 µF Murata
Cbus,discrete Electrolytic, 25V 56 mF Panasonic
Microcontroller F28069 TI
Current Sensor LMP8602 TI
Rsense 1206, 0.5%, 0.5 W 10 mΩ Ohmite
Figure 5.7: Annotated photograph of the DPP hardware (front side).
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Figure 5.8: Photograph of the DPP hardware (back side).
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Figure 5.9: Power efficiency of a single flyback converter.
The 245 W Sunmodule from Solarworld was used in conjunction with three
Agilent 6632A power supplies to achieve PV sub-module emulation for in-lab
controllability [24]. Table 5.2 lists the system parameters. The insolation of
sub-modules 1, 2, and 3 of the experimental setup of Fig. 5.6 are set to 72%,
98%, and 100% of their set maximum possible power, which correspond to
the MPP values of Table 5.2. Note the asynchronous relationships between
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all perturb frequencies. The perturbation frequencies in the experimental
setup were purposely chosen to be different to illustrate how the system can
operate in asynchronous mode. A single F28069 microcontroller from Texas
Instruments was used to drive each flyback converter with asynchronous per-
turbation frequencies. Capacitive-level shifting was employed to transmit
switching signals to gate drive circuits at voltage domains different than that
of the microcontroller. A separate F28069 microcontroller was used to con-
trol the analog input of an Agilent 6060B electronic load for central converter
emulation. Data acquisition was accomplished with the PXIe-1073 from Na-
tional Instruments.
Table 5.2: System Parameters
DPP1 fperturb 0.5 kHz
DPP2 fperturb 0.8 kHz
DPP3 fperturb 1 kHz
Central fperturb 20 Hz
CBUS 50 mF
CDPP,in 40 µF
LDPP,m 10 µH
VBUS,ref 10 V
PMPP,1 27.2 W
MPP,2 36.9 W
PMPP,3 37.6 W
5.4.1 Coupling
Figure 5.10 illustrates the generated power for three sub-modules given the
insolation distribution of Table 5.2. Initially, each converter is programmed
to operate at a duty ratio of 50% with MPPT disabled. After 0.5 ms of
measurement, DPP1 perturbs its duty ratio by 0.5%. Then, DPP2 per-
turbs its duty ratio by 0.5% 1 ms later. After the first perturbation, only
the sub-module corresponding to DPP1 changes its state, while the states
of sub-modules 2 and 3 remain constant. After the second perturbation, the
power of sub-module 2 increases as sub-module 3 is unchanged. These mea-
surements demonstrate the decoupling of the system and indicate that each
DPP may perform MPPT independently and, thus, asynchronously from one
another.
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Figure 5.10: Perturbative coupling attenuation for 3 sub-module
connection.
5.4.2 Static MPPT
Figure 5.11 illustrates the proposed control method over a longer time period.
The top plot shows the power generation of the three sub-modules, and the
bottom plot depicts the string current and the bus voltage as a function of
time. The operation is composed of four modes - denoted by the circled
numbers in Fig. 5.11
1. Bus Charging: During the Bus Charging mode, the bus voltage is in-
creased to vref by the DPP converters. A bus voltage of 10 V was
selected, since the nominal MPP voltage of a Sunpower sub-module is
approximately 10 V. This will yield a balanced converter operation,
since the transformer turns ratio of each flyback converter is 1:1.
2. Central MPP Sweep: When the bus has been initialized, the DPP
converters are idle. The central converter monitors the bus voltage and
detects this initialization. At this point, the central inverter performs
a brief MPPT operation to find the current that maximizes the power
out of the string for the given constant, non-MPPT DPP converter
states. This mode of operation corresponds to voltage equalization
[8, 18] (sometimes referred to as virtual parallel operation). It should
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Figure 5.11: Distributed MPPT with bus voltage regulation.
be noted that the individual sub-modules are not operating at their
true MPP at this point, but rather at a point that is close to the
true MPP. Consequentially, virtual parallel operation achieves a string
current value that is also close to the optimal string current (5.9). This
minimizes the amount of power that the bus capacitor must handle at
the start of MPPT by (5.8)–(5.11).
After the sub-optimal MPP has been tracked, the central converter
records its corresponding string current. Then, it modulates the string
current to communicate to the DPP converters that MPPT may begin.
In this experiment, the system is idle for approximately 10 s before
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MPPT begins.
3. MPPT: Initially, the string current is too large, so by (5.11), the bus
voltage decreases. After a few seconds, the central converter man-
ages to counteract this decrease in bus voltage by decreasing the string
current to the value determined by (5.9). Additionally, the central
converter regulates the bus voltage to 10 V, while the DPP converters
are performing MPPT. The extraction efficiency, which includes con-
version loss, will be discussed after the description of this operation is
concluded.
It can be observed that when MPPT begins, the bus voltage decreases
briefly. This is a result of operating at a string current larger than
(5.9) during MPPT. Consequentially, the power out of the string is
larger than the MPP power of the system for this brief amount of time.
These two characteristics explain the larger-than-MPP peak powers at
the start of MPPT in Fig. 5.11.
4. Shutdown: After a set amount of time, the DPP converters are pro-
grammed to terminate MPPT and begin shutdown, which consists of
depleting the bus voltage to 0 V. The central inverter detects this de-
crease in bus voltage, so it decreases the string current to 0 A according
to (5.11).
5.4.3 Static MPPT Case Studies
Several insolation cases were studied in addition to the distribution given in
Table 5.3 (i.e. Case 1). The maximum power point of each sub-module is
given for each case study in Table 5.3.
Table 5.3: MPP Information
Case 1 Case 2 Case 3 Case 4
PMPP,1 27.2 W 27.2 W 17.4 W 17.4 W
PMPP,2 36.9 W 27.0 W 36.9 W 17.3 W
PMPP,3 37.6 W 37.6 W 37.6 W 37.6 W
Figure 5.12 compares the extraction efficiency of the proposed MPPT al-
gorithm for the PV-to-Virtual Bus architecture to the extraction efficiency of
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a conventional system that performs MPPT with just a string-level converter
for each case in Table 5.3. This extraction efficiency includes DPP conversion
loss.
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Figure 5.12: Extraction efficiency comparison between MPPT with DPP
and without DPP for several insolation cases.
5.4.4 Dynamic MPPT
Fig. 5.13 illustrates how the proposed MPPT algorithm responds to varying
insolation. The top plot shows the power out of the string, while the bottom
plot depicts bus voltage regulation. Initially, the system is in steady-state
for the settings of Case 1 in Table 5.3. At the 230 s mark, sub-module 2
drops its power production from 36.9 W to 27.0 W (i.e. Case 2 in Table
5.3). An extraction efficiency of 98.66% is achieved for this insolation as
shown by Fig. 5.12. This new MPP is tracked in approximately 3 s and
settles to steady-state in roughly 10 s. This is a result of the ability of the
central converter to drive the bus voltage to the reference bus voltage of
10 V. Currently, a proportional controller is used. Performance is expected
to improve with employment of a PI or PID controller. Nevertheless, the
proposed MPPT scheme converges to the new MPP within an amount of
time that is faster than “fast-moving cloud coverage” insolation data reported
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in [25], which indicates that the proposed MPPT algorithm has acceptable
transient response. Around the 310 s mark, sub-module 2 is commanded to
generate 36.9 W from 27.0 W (i.e. Case 1). The same dynamic performance
is achieved.
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Figure 5.13: Dynamic performance of MPPT: Case 1 → Case 2 → Case 1.
5.5 Remarks
A distributed and decoupled MPPT algorithm is demonstrated in this thesis.
This is achieved through converter perturbation decoupling via a sufficiently
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large bus capacitance. The extraction efficiency of the series sub-module
connection using the proposed DPP technique yielded 10.19% more power
than the conventional system without DPP.
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Chapter 6
Conclusion
The PV-to-Virtual Bus architecture has been thoroughly characterized in
this work. A decoupled MPPT control algorithm has been developed for
this topology and experimentally validated in lab. Extraction efficiencies in
the vicinity of 99% were achieved. Future designs should seek to minimize
the size of the bus capacitor needed to obtain decoupling. The decoupling
should be achieved through control rather than storage element sizing. The
dynamical model of the third chapter can be used to facilitate the design of
this type of control. Additionally, this dynamic model can be used to design
a voltage based control, using the methods in [7, 8]. Lastly, this MPPT
algorithm needs to be verified in the field, using a multiplexing circuit that
can periodically switch out the DPP architecture and switch in an electronic
load to sweep every panel and obtain MPP information.
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